chipsalliance / rocket-pcbLinks
PCB libraries and templates for rocket-chip based FPGA/ASIC designs
☆14Updated 10 months ago
Alternatives and similar repositories for rocket-pcb
Users that are interested in rocket-pcb are comparing it to the libraries listed below
Sorting:
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- ☆32Updated 2 weeks ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated last year
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- ☆18Updated 3 years ago
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 8 months ago
- Chisel Cheatsheet☆34Updated 2 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago
- Intel Compiler for SystemC☆26Updated 2 years ago
- The multi-core cluster of a PULP system.☆109Updated last month
- ☆33Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- ☆20Updated 2 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆21Updated 7 months ago
- ☆15Updated 2 weeks ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆16Updated last month
- Various examples for Chisel HDL☆30Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆75Updated last month
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 8 years ago
- RV64GC Linux Capable RISC-V Core☆48Updated 2 months ago
- Simple runtime for Pulp platforms☆49Updated last month
- RISC-V Nexus Trace TG documentation and reference code☆55Updated 11 months ago
- CMake based hardware build system☆35Updated last week
- tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog☆54Updated 4 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆31Updated 4 years ago