chipsalliance / rocket-pcbLinks
PCB libraries and templates for rocket-chip based FPGA/ASIC designs
☆15Updated 11 months ago
Alternatives and similar repositories for rocket-pcb
Users that are interested in rocket-pcb are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Updated 2 years ago
- ☆32Updated last week
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆128Updated 8 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- ☆18Updated 3 years ago
- Naive Educational RISC V processor☆94Updated 3 months ago
- RTL blocks compatible with the Rocket Chip Generator☆17Updated 9 months ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Updated last year
- SDIO Device Verilog Core☆24Updated 7 years ago
- ☆33Updated 3 years ago
- Experimental platform built around Xilinx Kintex-7 FPGA for development and customization of RAM controllers supporting RDIMM DDR4 RAM mo…☆21Updated 4 months ago
- The multi-core cluster of a PULP system.☆111Updated 3 weeks ago
- Simple runtime for Pulp platforms☆50Updated 2 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆127Updated 6 months ago
- Microsoft Catapult FPGA, Catapult V3, PCIE Test Demo, On-board usb Blaster and OpenCL BSP☆63Updated 3 years ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 2 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆73Updated last year
- VCD viewer☆100Updated 4 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆79Updated 2 months ago
- Chisel Cheatsheet☆34Updated 2 years ago
- RISC-V Nexus Trace TG documentation and reference code☆57Updated last year
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆29Updated last year
- RISC-V Nox core☆71Updated 6 months ago
- Tang Mega 138K Pro examples☆95Updated 5 months ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- RV64GC Linux Capable RISC-V Core☆51Updated 3 months ago
- pulp_soc is the core building component of PULP based SoCs☆82Updated 10 months ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆56Updated 3 weeks ago
- UNSUPPORTED INTERNAL toolchain builds☆47Updated last month