chipsalliance / rocket-pcbLinks
PCB libraries and templates for rocket-chip based FPGA/ASIC designs
☆15Updated last year
Alternatives and similar repositories for rocket-pcb
Users that are interested in rocket-pcb are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Updated 2 years ago
- RV64GC Linux Capable RISC-V Core☆52Updated 3 months ago
- ☆32Updated 2 weeks ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated 2 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆129Updated 8 months ago
- RISC-V Nexus Trace TG documentation and reference code☆57Updated this week
- ☆18Updated 3 years ago
- ☆15Updated 2 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆127Updated 6 months ago
- Intel Compiler for SystemC☆27Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆80Updated this week
- Setup scripts and files needed to compile CoreMark on RISC-V☆73Updated last year
- The multi-core cluster of a PULP system.☆111Updated last week
- RISC-V processor tracing tools and library☆16Updated last year
- Simple runtime for Pulp platforms☆50Updated last week
- Linux Capable 32-bit RISC-V based SoC in System Verilog☆60Updated 2 months ago
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆56Updated last week
- ☆38Updated last year
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Updated 10 months ago
- A Heterogeneous GPU Platform for Chipyard SoC☆42Updated this week
- pulp_soc is the core building component of PULP based SoCs☆82Updated 11 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆108Updated 9 months ago
- Plug & Play.☆47Updated 2 months ago
- Chisel Cheatsheet☆35Updated 2 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆48Updated 7 months ago
- Naive Educational RISC V processor☆94Updated 3 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆35Updated 2 months ago