msyksphinz-self / riscv-vector-testsLinks
Original test vector of RISC-V Vector Extension
☆14Updated 4 years ago
Alternatives and similar repositories for riscv-vector-tests
Users that are interested in riscv-vector-tests are comparing it to the libraries listed below
Sorting:
- HLS for Networks-on-Chip☆36Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- ☆19Updated last month
- ☆29Updated 5 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- ☆79Updated last week
- ☆55Updated 6 years ago
- ☆30Updated 3 weeks ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆42Updated this week
- matrix-coprocessor for RISC-V☆20Updated 5 months ago
- ☆15Updated last week
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated last month
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 6 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆91Updated last month
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- RISC-V Matrix Specification☆22Updated 10 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- ☆50Updated 5 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆23Updated this week
- A Heterogeneous GPU Platform for Chipyard SoC☆23Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month