msyksphinz-self / riscv-vector-tests
Original test vector of RISC-V Vector Extension
☆11Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for riscv-vector-tests
- HLS for Networks-on-Chip☆31Updated 3 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆22Updated last month
- ☆37Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated last month
- ☆10Updated 2 years ago
- ☆22Updated 5 years ago
- ☆31Updated last month
- ☆25Updated 4 years ago
- matrix-coprocessor for RISC-V☆11Updated last month
- Advanced Architecture Labs with CVA6☆49Updated 10 months ago
- eyeriss-chisel3☆39Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆31Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆19Updated 3 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- The RTL source for AnyCore RISC-V☆30Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 8 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆18Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆60Updated this week
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- RISC-V IOMMU in verilog☆16Updated 2 years ago
- ☆21Updated 2 months ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆35Updated 2 years ago
- ☆75Updated 2 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆9Updated last year
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆14Updated last month
- Platform Level Interrupt Controller☆35Updated 6 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆49Updated last month
- Basic floating-point components for RISC-V processors☆64Updated 4 years ago