msyksphinz-self / riscv-vector-testsLinks
Original test vector of RISC-V Vector Extension
☆14Updated 4 years ago
Alternatives and similar repositories for riscv-vector-tests
Users that are interested in riscv-vector-tests are comparing it to the libraries listed below
Sorting:
- matrix-coprocessor for RISC-V☆25Updated 7 months ago
- DUTH RISC-V Superscalar Microprocessor☆32Updated last year
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- HLS for Networks-on-Chip☆37Updated 4 years ago
- ☆19Updated last month
- ☆31Updated 5 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆29Updated this week
- SystemVerilog Functional Coverage for RISC-V ISA☆32Updated 5 months ago
- ☆88Updated this week
- ☆57Updated 6 years ago
- ☆13Updated 6 months ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆23Updated 3 months ago
- ☆15Updated 3 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆22Updated 10 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆14Updated 2 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆12Updated 2 weeks ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- Development of a Network on Chip Simulation using SystemC.☆33Updated 8 years ago
- Advanced Architecture Labs with CVA6☆71Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆59Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated last week
- ☆28Updated 6 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 9 months ago
- ☆10Updated 3 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆66Updated 3 weeks ago