msyksphinz-self / riscv-vector-testsLinks
Original test vector of RISC-V Vector Extension
☆14Updated 4 years ago
Alternatives and similar repositories for riscv-vector-tests
Users that are interested in riscv-vector-tests are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆31Updated 10 months ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- matrix-coprocessor for RISC-V☆19Updated 4 months ago
- ☆15Updated 3 months ago
- ☆29Updated 5 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- ☆73Updated this week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆39Updated 3 weeks ago
- ☆19Updated 3 weeks ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆14Updated 5 months ago
- ☆33Updated 5 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated last week
- ☆53Updated 6 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- ☆10Updated 3 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆53Updated 5 years ago
- ☆27Updated 5 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated last week
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 2 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆21Updated last week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆30Updated last week
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆28Updated this week
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago