msyksphinz-self / riscv-vector-testsLinks
Original test vector of RISC-V Vector Extension
☆14Updated 4 years ago
Alternatives and similar repositories for riscv-vector-tests
Users that are interested in riscv-vector-tests are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated last month
- ☆29Updated 5 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- matrix-coprocessor for RISC-V☆19Updated 5 months ago
- ☆53Updated 6 years ago
- ☆19Updated 3 weeks ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 5 months ago
- ☆76Updated this week
- RISC-V Matrix Specification☆22Updated 9 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆23Updated last week
- ☆29Updated last month
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 3 weeks ago
- ☆15Updated 2 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆27Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 3 months ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆12Updated 2 years ago
- RISC-V IOMMU in verilog☆19Updated 3 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- ☆15Updated this week
- ☆33Updated 6 months ago