msyksphinz-self / riscv-vector-testsLinks
Original test vector of RISC-V Vector Extension
☆11Updated 4 years ago
Alternatives and similar repositories for riscv-vector-tests
Users that are interested in riscv-vector-tests are comparing it to the libraries listed below
Sorting:
- matrix-coprocessor for RISC-V☆16Updated last month
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- Input / Output Physical Memory Protection Unit for RISC-V☆12Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated this week
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- RISC-V IOMMU in verilog☆17Updated 2 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆56Updated 3 years ago
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- ☆14Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- ☆29Updated last month
- ☆61Updated last week
- RISC-V Matrix Specification☆22Updated 6 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆44Updated 8 months ago
- ☆33Updated 2 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- ☆11Updated last month
- ☆22Updated 2 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- SystemC training aimed at TLM.☆29Updated 4 years ago