rivosinc / veclibm
Vector math library using RISC-V vector ISA via C intrinsic
☆15Updated 2 months ago
Alternatives and similar repositories for veclibm:
Users that are interested in veclibm are comparing it to the libraries listed below
- ☆89Updated 11 months ago
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- RiVEC Bencmark Suite☆108Updated 2 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆39Updated 2 weeks ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆20Updated 3 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆97Updated 3 weeks ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆88Updated last year
- The gem5 Bootcamp 2022 environment. Archived.☆36Updated 6 months ago
- ☆88Updated this week
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- ☆33Updated 6 months ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆72Updated 8 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 2 years ago
- Unit tests generator for RVV 1.0☆73Updated last month
- LLVM OpenCL C compiler suite for ventus GPGPU☆40Updated last week
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated 11 months ago
- gem5 simulator with a gpgpu+graphics GPU model☆52Updated 4 years ago
- ☆74Updated this week
- ☆58Updated 2 years ago
- Lab assignments for the Agile Hardware Design course☆12Updated 10 months ago
- Extremely Simple Microbenchmarks☆30Updated 6 years ago
- ☆24Updated 4 months ago
- A SYCL-specific LLVM-to-MLIR converter☆1Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆55Updated 3 months ago
- The Sniper Multi-Core Simulator☆110Updated 2 months ago
- ☆153Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 4 years ago
- EQueue Dialect☆40Updated 2 years ago