rivosinc / veclibmLinks
Vector math library using RISC-V vector ISA via C intrinsic
☆18Updated 6 months ago
Alternatives and similar repositories for veclibm
Users that are interested in veclibm are comparing it to the libraries listed below
Sorting:
- Chisel RISC-V Vector 1.0 Implementation☆98Updated 3 weeks ago
- RiVEC Bencmark Suite☆116Updated 6 months ago
- ☆91Updated last year
- ☆59Updated last week
- RISC-V Matrix Specification☆22Updated 6 months ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago
- Unit tests generator for RVV 1.0☆85Updated 3 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆110Updated last year
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆30Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆115Updated last month
- ☆35Updated 10 months ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 3 months ago
- high-performance RTL simulator☆159Updated 11 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 8 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆11Updated 2 years ago
- Championship Value Prediction (CVP) simulator.☆17Updated 4 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆110Updated last week
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- Example code for Modern SystemC using Modern C++☆63Updated 2 years ago