Vector math library using RISC-V vector ISA via C intrinsic
☆25Mar 27, 2026Updated last month
Alternatives and similar repositories for veclibm
Users that are interested in veclibm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆148Apr 19, 2026Updated 2 weeks ago
- x86-64, ARM, and RVV intrinsics viewer☆79Feb 15, 2026Updated 2 months ago
- Posit Arithmetic Cores generated with FloPoCo☆29Jun 25, 2024Updated last year
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- ☆22Nov 3, 2025Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- This is a repository for logarithmic Functional Units☆18Updated this week
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- ☆37Jul 28, 2025Updated 9 months ago
- Unit tests generator for RVV 1.0☆108Nov 11, 2025Updated 5 months ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Apr 3, 2024Updated 2 years ago
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆13Oct 14, 2021Updated 4 years ago
- ☆14Jun 7, 2021Updated 4 years ago
- 入门RISC-V的手册☆62Aug 22, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆19Apr 28, 2026Updated last week
- 性能分析工具在线书☆23Sep 23, 2019Updated 6 years ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 3 years ago
- ☆14Jul 5, 2019Updated 6 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 2 years ago
- ☆22Apr 24, 2026Updated last week
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- gem5 FS模式实验手册☆46Mar 8, 2023Updated 3 years ago
- Generator for MLIR files from known front-ends☆16Oct 31, 2023Updated 2 years ago
- Old version of the desktop client for the WebIssues team collaboration system.☆13May 14, 2020Updated 5 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- RiVEC Bencmark Suite☆132Nov 27, 2024Updated last year
- Advanced Debug Interface☆14Jan 23, 2025Updated last year
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Generic floating-point types in Python☆17Apr 18, 2026Updated 2 weeks ago
- Release of stream-specialization software/hardware stack.☆123May 5, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- A simple script to build open-source FPGA tools.☆17May 11, 2020Updated 5 years ago
- Andes OpenEmbedded (OE) BSP Layer☆16Apr 14, 2026Updated 3 weeks ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆18Nov 12, 2025Updated 5 months ago
- 乱序双发处理器，在2024年计算机系统能力大赛CPU赛道（龙芯杯）获二等奖，全国第四☆20Aug 20, 2024Updated last year
- Spike with a coherence supported cache model☆14Jul 9, 2024Updated last year
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆37Apr 15, 2026Updated 3 weeks ago