rivosinc / veclibmLinks
Vector math library using RISC-V vector ISA via C intrinsic
☆22Updated last year
Alternatives and similar repositories for veclibm
Users that are interested in veclibm are comparing it to the libraries listed below
Sorting:
- RiVEC Bencmark Suite☆124Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆155Updated 9 months ago
- ☆107Updated last year
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆136Updated last week
- ☆113Updated this week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Ventus GPGPU ISA Simulator Based on Spike☆49Updated this week
- Unit tests generator for RVV 1.0☆95Updated 3 weeks ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆43Updated 5 months ago
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆76Updated 2 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆121Updated 2 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆71Updated last year
- Lab assignments for the Agile Hardware Design course☆17Updated 2 weeks ago
- Release of stream-specialization software/hardware stack.☆119Updated 2 years ago
- ☆61Updated this week
- CGRA Compilation Framework☆88Updated 2 years ago
- gem5 repository to study chiplet-based systems☆84Updated 6 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆30Updated 2 weeks ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆205Updated 5 years ago
- Fast and accurate DRAM power and energy estimation tool☆186Updated last month
- gem5 FS模式实验手册☆44Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆145Updated 2 weeks ago
- Vector Acceleration IP core for RISC-V*☆190Updated 6 months ago
- A scalable High-Level Synthesis framework on MLIR☆284Updated last year
- ☆61Updated 8 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year