Vector math library using RISC-V vector ISA via C intrinsic
☆26Mar 27, 2026Updated 5 months ago
Alternatives and similar repositories for veclibm
Users that are interested in veclibm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Aug 14, 2026Updated last month
- materials available to the public☆43Updated this week
- x86-64, ARM, and RVV intrinsics viewer☆80Sep 10, 2026Updated 2 weeks ago
- Posit Arithmetic Cores generated with FloPoCo☆31May 8, 2026Updated 4 months ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- UVM Verification Environment for the CVFPU☆24Aug 27, 2026Updated 3 weeks ago
- ☆22Nov 3, 2025Updated 10 months ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- This is a repository for logarithmic Functional Units☆18Apr 30, 2026Updated 4 months ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- Example of RISC-V Vector programming☆31Jul 14, 2026Updated 2 months ago
- Accelerator RTL inspired by VEGETA [HPCA'23] and MicroScopiQ [ISCA'25]☆16Nov 11, 2025Updated 10 months ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆17Apr 3, 2024Updated 2 years ago
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆13Oct 14, 2021Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- This repo is "NTHU Parallel Programing" course project.☆10Dec 5, 2017Updated 8 years ago
- ☆13Aug 5, 2023Updated 3 years ago
- 入门RISC-V的手册☆64Aug 22, 2024Updated 2 years ago
- ☆11Jul 12, 2023Updated 3 years ago
- ☆20Aug 6, 2026Updated last month
- OpenMP front-end based on LLVM for CGRAs☆11Oct 2, 2022Updated 3 years ago
- Unlimited Vector Extension with Data Streaming Support☆12Nov 25, 2024Updated last year
- 性能分析工具在线书☆23Sep 23, 2019Updated 7 years ago
- Implementation of a circular queue in hardware using verilog.☆18Mar 22, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating…☆24Oct 1, 2022Updated 3 years ago
- Old version of the desktop client for the WebIssues team collaboration system.☆13May 14, 2020Updated 6 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- ☆15Jul 5, 2019Updated 7 years ago
- Input / Output Physical Memory Protection Unit for RISC-V☆15Jul 20, 2023Updated 3 years ago
- Rutgers APL correctly rounded math library☆33Mar 11, 2021Updated 5 years ago
- Tiny matrix multiplication ASIC with 4-bit math☆12Apr 19, 2024Updated 2 years ago
- Unit tests generator for RVV 1.0☆118May 25, 2026Updated 4 months ago
- gem5 FS模式实验手册☆49Mar 8, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RiVEC Bencmark Suite☆133Nov 27, 2024Updated last year
- Code generation tool to generate mathematical libraries☆62Oct 15, 2025Updated 11 months ago
- Generator for MLIR files from known front-ends☆17Oct 31, 2023Updated 2 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated 2 years ago
- Spike with a coherence supported cache model☆14Jul 9, 2024Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆127May 5, 2023Updated 3 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago