rivosinc / veclibmLinks
Vector math library using RISC-V vector ISA via C intrinsic
☆23Updated last week
Alternatives and similar repositories for veclibm
Users that are interested in veclibm are comparing it to the libraries listed below
Sorting:
- RiVEC Bencmark Suite☆125Updated last year
- ☆107Updated last year
- Unit tests generator for RVV 1.0☆97Updated last month
- ☆115Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆123Updated 2 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆136Updated 3 weeks ago
- RISC-V Matrix Specification☆23Updated last year
- upstream: https://github.com/RALC88/gem5☆33Updated 2 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆114Updated 2 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated 6 months ago
- Extremely Simple Microbenchmarks☆37Updated 7 years ago
- ☆203Updated last month
- Championship Value Prediction (CVP) simulator.☆17Updated 4 years ago
- Lab assignments for the Agile Hardware Design course☆17Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆31Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆156Updated 10 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated this week
- gem5 FS模式实验手册☆45Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆40Updated 8 months ago
- Fast and accurate DRAM power and energy estimation tool☆187Updated 2 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆49Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- Full Support 32bit RISC-V in LLVM and CLANG for Vector Extension☆43Updated 4 years ago
- Implementation of TAGE Branch Predictor - currently considered state of the art☆52Updated 11 years ago
- Modeling Architectural Platform☆213Updated this week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆61Updated 3 years ago