This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usages associated with profiling and debug.
☆23Mar 10, 2026Updated 6 months ago
Alternatives and similar repositories for riscv-control-transfer-records
Users that are interested in riscv-control-transfer-records are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RV32I by cats☆15Sep 4, 2023Updated 3 years ago
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 3 years ago
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 6 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- CIDR union / subtraction☆14Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆43Aug 15, 2025Updated last year
- My DAC '21 work open-sourced.☆14Feb 25, 2021Updated 5 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆15Nov 3, 2021Updated 4 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆96Sep 7, 2026Updated last week
- Spike with a coherence supported cache model☆14Jul 9, 2024Updated 2 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12Jul 3, 2018Updated 8 years ago
- ☆38Aug 6, 2022Updated 4 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 5 years ago
- Plagiarism detection tool in Rust (inspired by Stanford Moss)☆54Jun 28, 2026Updated 2 months ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- CoreMark 1.01 ported to WebAssembly☆47Sep 1, 2026Updated 2 weeks ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- A Modified gem5 for Simulating Virtualized Systems☆11Mar 1, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Nov 24, 2020Updated 5 years ago
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆16Jul 20, 2023Updated 3 years ago
- ☆23Nov 12, 2020Updated 5 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆73Updated this week
- build mainline SBI and Linux for allwinner D1 nezha board☆11Jun 30, 2021Updated 5 years ago
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 6 years ago
- ☆32Jul 21, 2026Updated last month
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Sail RISC-V model☆769Updated this week
- Milk-V Vega Official buildroot SDK☆18Apr 2, 2026Updated 5 months ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 6 years ago
- A standalone parser for BSV (Bluespec SystemVerilog) written in Go☆14Dec 20, 2016Updated 9 years ago
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Updated this week
- Securing Embedded Systems with Return Address Integrity☆16Aug 19, 2024Updated 2 years ago
- ☆14Dec 30, 2021Updated 4 years ago