This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usages associated with profiling and debug.
☆24Mar 10, 2026Updated 8 months ago
Alternatives and similar repositories for riscv-control-transfer-records
Users that are interested in riscv-control-transfer-records are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RV32I by cats☆15Sep 4, 2023Updated 3 years ago
- A 3d printed case design for Lichee Pi 4A☆12May 13, 2023Updated 3 years ago
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 6 years ago
- xv6::file_system re-implemented in Rust and FUSE.☆12May 19, 2018Updated 8 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- CIDR union / subtraction☆14Nov 2, 2026Updated last week
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated 2 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆99Updated this week
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- ☆14Dec 30, 2021Updated 4 years ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 4 years ago
- My DAC '21 work open-sourced.☆14Feb 25, 2021Updated 5 years ago
- Spike with a coherence supported cache model☆14Jul 9, 2024Updated 2 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆15Nov 3, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆43Aug 15, 2025Updated last year
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Nov 26, 2020Updated 5 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆75Updated this week
- ☆10Sep 8, 2023Updated 3 years ago
- ☆12Jul 3, 2018Updated 8 years ago
- Plagiarism detection tool in Rust (inspired by Stanford Moss)☆54Oct 22, 2026Updated 3 weeks ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 5 years ago
- ☆38Aug 6, 2022Updated 4 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Feb 17, 2022Updated 4 years ago
- ☆17Nov 24, 2020Updated 5 years ago
- ☆110Jul 20, 2026Updated 3 months ago
- 网络学堂 PC 端 App☆21Oct 25, 2026Updated 3 weeks ago
- RISC-V Double Trap Fast-Track Extension☆16Mar 10, 2026Updated 8 months ago
- Benchmarking code for evaluating the cost of cache coherence protocols implemented on different platforms☆14Apr 13, 2021Updated 5 years ago
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆16Nov 5, 2026Updated last week
- 小米新国标充电宝通信工具☆15Jun 3, 2026Updated 5 months ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Original test vector of RISC-V Vector Extension☆14Mar 23, 2021Updated 5 years ago
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 6 years ago
- A stack-based language implemented in RISC-V assembly☆17Apr 4, 2024Updated 2 years ago
- CoreMark 1.01 ported to WebAssembly☆48Sep 1, 2026Updated 2 months ago
- ☆13Sep 19, 2023Updated 3 years ago
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- ☆23Nov 12, 2020Updated 6 years ago
Are these results useful?