riscv / riscv-control-transfer-recordsLinks
This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usages associated with profiling and debug.
☆23Updated 8 months ago
Alternatives and similar repositories for riscv-control-transfer-records
Users that are interested in riscv-control-transfer-records are comparing it to the libraries listed below
Sorting:
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Updated last year
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆41Updated 2 months ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆92Updated last week
- Run Rocket Chip on VCU128☆30Updated last week
- A bare-metal application to test specific features of the risc-v hypervisor extension☆42Updated last year
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆63Updated last week
- The 'missing header' for Chisel☆21Updated 7 months ago
- ☆17Updated 3 years ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- RISC-V Security Model☆32Updated this week
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆22Updated last month
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- Formal verification tools for Chisel and RISC-V☆13Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆104Updated last month
- ☆39Updated 4 years ago
- A simple utility for doing RISC-V HPM perf monitoring.☆16Updated 8 years ago
- RISC-V architecture concurrency model litmus tests☆89Updated 5 months ago
- CPU micro benchmarks☆62Updated 4 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 2 weeks ago
- ☆89Updated 2 months ago
- Microarchitecture diagrams of several CPUs☆43Updated 2 weeks ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- chipyard in mill :P☆77Updated last year
- A libgloss replacement for RISC-V that supports HTIF☆38Updated last year
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆117Updated 11 months ago