This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usages associated with profiling and debug.
☆23Mar 6, 2026Updated this week
Alternatives and similar repositories for riscv-control-transfer-records
Users that are interested in riscv-control-transfer-records are comparing it to the libraries listed below
Sorting:
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 2 years ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- Vijos: Vijos Isn't Just an Operating System☆10May 31, 2020Updated 5 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- My DAC '21 work open-sourced.☆14Feb 25, 2021Updated 5 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Nov 3, 2021Updated 4 years ago
- CIDR union / subtraction☆14Mar 2, 2026Updated last week
- ☆12Jul 3, 2018Updated 7 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆42Aug 15, 2025Updated 6 months ago
- ☆22Nov 12, 2020Updated 5 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- CIPHERH: Automated Detection of Ciphertext Side-channel Vulnerabilities in Cryptographic Implementations☆13Dec 17, 2023Updated 2 years ago
- A simple program to make your Linux server act as TCP Transparent Proxy.☆25Mar 7, 2020Updated 6 years ago
- Plagiarism detection tool in Rust (inspired by Stanford Moss)☆54Sep 12, 2025Updated 5 months ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- build mainline SBI and Linux for allwinner D1 nezha board☆10Jun 30, 2021Updated 4 years ago
- ☆14Dec 30, 2021Updated 4 years ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 5 years ago
- ☆38Aug 6, 2022Updated 3 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆96Feb 27, 2026Updated last week
- SpV8 is a SpMV kernel written in AVX-512. Artifact for our SpV8 paper @ DAC '21.☆29Mar 16, 2021Updated 4 years ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- ☆15Dec 15, 2022Updated 3 years ago
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 5 years ago
- LLVM Implementation of different ShadowStack schemes for x86_64☆39May 2, 2020Updated 5 years ago
- SGX protected filesystem demo☆12Jul 28, 2017Updated 8 years ago
- A stack-based language implemented in RISC-V assembly☆17Apr 4, 2024Updated last year
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated last month
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Dec 25, 2020Updated 5 years ago
- CoreMark 1.0 ported to WebAssembly☆44Apr 2, 2021Updated 4 years ago
- GNU/Linux on Apple M1 hardware☆36Aug 16, 2022Updated 3 years ago
- Spike with a coherence supported cache model☆14Jul 9, 2024Updated last year