riscv / riscv-control-transfer-recordsLinks
This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usages associated with profiling and debug.
☆23Updated 5 months ago
Alternatives and similar repositories for riscv-control-transfer-records
Users that are interested in riscv-control-transfer-records are comparing it to the libraries listed below
Sorting:
- A Rocket-Chip with a Dynamically Randomized LLC☆13Updated 10 months ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- WIP: A fork of OpenSBI, with software-emulated hypervisor extension support☆40Updated 5 months ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆90Updated 2 weeks ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆58Updated this week
- Run Rocket Chip on VCU128☆30Updated 8 months ago
- The MIPS CPU from previous CQU NSCSCC team and debugged by me running uCore MIPS porting successfully☆9Updated 4 years ago
- Running ahead of memory latency - Part II project☆10Updated 2 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆40Updated last year
- RISC-V Security Model☆30Updated last week
- ☆17Updated 3 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆20Updated 3 weeks ago
- The 'missing header' for Chisel☆20Updated 4 months ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- ☆89Updated 3 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- A simple utility for doing RISC-V HPM perf monitoring.☆16Updated 8 years ago
- RISC-V architecture concurrency model litmus tests☆83Updated 2 months ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- Formal verification tools for Chisel and RISC-V☆13Updated last year
- A libgloss replacement for RISC-V that supports HTIF☆38Updated last year
- Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V☆10Updated last year
- My knowledge base☆63Updated this week
- CPU micro benchmarks☆59Updated last month
- ☆16Updated 5 months ago
- Microarchitecture diagrams of several CPUs☆37Updated 3 weeks ago