riscv / riscv-control-transfer-recordsLinks
This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usages associated with profiling and debug.
☆21Updated 4 months ago
Alternatives and similar repositories for riscv-control-transfer-records
Users that are interested in riscv-control-transfer-records are comparing it to the libraries listed below
Sorting:
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- ☆17Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆17Updated last month
- Run Rocket Chip on VCU128☆30Updated 6 months ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆40Updated last year
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆87Updated this week
- WIP: A fork of OpenSBI, with software-emulated hypervisor extension support☆39Updated 3 months ago
- A libgloss replacement for RISC-V that supports HTIF☆38Updated last year
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Updated 9 months ago
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- Microarchitecture diagrams of several CPUs☆37Updated this week
- Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V☆10Updated last year
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆52Updated last week
- CPU micro benchmarks☆58Updated this week
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- rv8 benchmark suite☆20Updated 4 years ago
- The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…☆16Updated last month
- Xiangshan deterministic workloads generator☆19Updated last month
- Wrappers for open source FPU hardware implementations.☆32Updated last year
- The 'missing header' for Chisel☆20Updated 3 months ago
- chipyard in mill :P☆78Updated last year
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆42Updated 11 months ago
- Open-source non-blocking L2 cache☆43Updated this week
- A simple utility for doing RISC-V HPM perf monitoring.☆16Updated 8 years ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆29Updated this week
- CHERI-RISC-V model written in Sail☆60Updated last week
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆95Updated 2 months ago