riscv / riscv-control-transfer-recordsLinks
This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usages associated with profiling and debug.
☆23Updated 7 months ago
Alternatives and similar repositories for riscv-control-transfer-records
Users that are interested in riscv-control-transfer-records are comparing it to the libraries listed below
Sorting:
- A Rocket-Chip with a Dynamically Randomized LLC☆13Updated last year
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Run Rocket Chip on VCU128☆30Updated 10 months ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆41Updated last month
- A bare-metal application to test specific features of the risc-v hypervisor extension☆42Updated last year
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆60Updated last week
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆21Updated last month
- User-mode trap-and-emulate hypervisor for RISC-V☆13Updated 3 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- ☆17Updated 3 years ago
- The 'missing header' for Chisel☆21Updated 6 months ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆92Updated last week
- Microarchitecture diagrams of several CPUs☆43Updated 3 weeks ago
- A libgloss replacement for RISC-V that supports HTIF☆38Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- A simple utility for doing RISC-V HPM perf monitoring.☆16Updated 8 years ago
- ☆90Updated last month
- RISC-V Security Model☆32Updated this week
- Formal verification tools for Chisel and RISC-V☆13Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆102Updated 2 weeks ago
- RISC-V architecture concurrency model litmus tests☆89Updated 4 months ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆12Updated 4 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆26Updated 3 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V☆11Updated last year
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Updated 5 years ago