riscv / riscv-control-transfer-recordsLinks
This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usages associated with profiling and debug.
☆21Updated 3 months ago
Alternatives and similar repositories for riscv-control-transfer-records
Users that are interested in riscv-control-transfer-records are comparing it to the libraries listed below
Sorting:
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- ☆17Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆40Updated last year
- Run Rocket Chip on VCU128☆30Updated 6 months ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Updated 8 months ago
- A libgloss replacement for RISC-V that supports HTIF☆37Updated last year
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- CPU micro benchmarks☆57Updated last week
- Wrappers for open source FPU hardware implementations.☆31Updated last year
- The 'missing header' for Chisel☆20Updated 2 months ago
- A simple utility for doing RISC-V HPM perf monitoring.☆16Updated 8 years ago
- ☆33Updated 2 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆17Updated last week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆15Updated last year
- ☆42Updated 3 years ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆29Updated 3 weeks ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…☆52Updated last week
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆14Updated 2 months ago
- WIP: A fork of OpenSBI, with software-emulated hypervisor extension support☆39Updated 3 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆31Updated last year
- Open-source non-blocking L2 cache☆43Updated this week
- Lower chisel memories to SRAM macros☆12Updated last year
- A Symmetric Multiprocessing OS Kernel over RISC-V☆31Updated 3 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆36Updated this week
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. …☆87Updated 3 weeks ago
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago