AmbiML / iree-rv32-springbok

Related projects ⓘ

Alternatives and complementary repositories for iree-rv32-springbok

• spcl / apfp
  FPGA acceleration of arbitrary precision floating point computations.
  ☆38Updated 2 years ago
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆23Updated 2 months ago
• Kuree / kratos
  Debuggable hardware generator
  ☆67Updated last year
• artecs-group / PERCIVAL
  Open-Source Posit RISC-V Core with Quire Capability
  ☆44Updated this week
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆46Updated this week
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆33Updated 4 years ago
• dillonhuff / clockwork
  A polyhedral compiler for hardware accelerators
  ☆56Updated 4 months ago
• SymbioticEDA / nerv
  Naive Educational RISC-V -- A simple single-stage RV32I processor
  ☆24Updated 4 years ago
• leonardt / verilogAST-cpp
  C++17 implementation of an AST for Verilog code generation
  ☆24Updated last year
• grayresearch / CX
  Proposed RISC-V Composable Custom Extensions Specification
  ☆67Updated 6 months ago
• sld-columbia / hl5
  A 32-bit RISC-V Processor Designed with High-Level Synthesis
  ☆48Updated 4 years ago
• sifive / chisel-circt
  Library to compile Chisel circuits using LLVM/MLIR (CIRCT)
  ☆70Updated last year
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆28Updated last month
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆44Updated last year
• riscv / riscv-bfloat16
  ☆30Updated 4 months ago
• anikau31 / systemc-clang
  This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
  ☆79Updated last month
• cucapra / dahlia
  Time-sensitive affine types for predictable hardware generation
  ☆134Updated 4 months ago
• chipsalliance / fpga-interchange-schema
  ☆52Updated 2 years ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆52Updated last month
• YosysHQ / nerv
  Naive Educational RISC V processor
  ☆74Updated last month
• Lightelligence / rules_verilog
  Bazel build rules for compiling Verilog
  ☆21Updated 8 months ago
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated 9 months ago
• manish-kj / PACoGen
  PACoGen: Posit Arithmetic Core Generator
  ☆64Updated 5 years ago
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 3 years ago
• freechipsproject / firrtl-interpreter
  A scala based simulator for circuits described by a LoFirrtl file
  ☆47Updated last year
• ucsc-vama / essent
  high-performance RTL simulator
  ☆140Updated 5 months ago
• rdaly525 / coreir
  ☆101Updated 2 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆55Updated last week
• semidynamics / OpenVectorInterface
  Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit
  ☆33Updated 2 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆71Updated 9 months ago