AmbiML / iree-rv32-springbokLinks
☆21Updated 2 years ago
Alternatives and similar repositories for iree-rv32-springbok
Users that are interested in iree-rv32-springbok are comparing it to the libraries listed below
Sorting:
- ☆21Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- ☆46Updated 2 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆41Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆101Updated last month
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆112Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- Example for running IREE in a bare-metal Arm environment.☆35Updated 3 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated this week
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last week
- A Rocket-based RISC-V superscalar in-order core☆34Updated last month
- high-performance RTL simulator☆160Updated last year
- A polyhedral compiler for hardware accelerators☆59Updated 11 months ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆79Updated 2 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- ☆16Updated 2 months ago
- ☆65Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆111Updated last year
- Xtext project to parse CoreDSL files☆18Updated 4 months ago
- ☆35Updated 11 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 11 months ago
- Python wrapper for verilator model☆86Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆95Updated last month
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆116Updated this week
- Hardware generator debugger☆74Updated last year
- For contributions of Chisel IP to the chisel community.☆62Updated 7 months ago
- The specification for the FIRRTL language☆58Updated last week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 8 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆102Updated 2 years ago