AmbiML / iree-rv32-springbok
☆16Updated last year
Alternatives and similar repositories for iree-rv32-springbok:
Users that are interested in iree-rv32-springbok are comparing it to the libraries listed below
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- Debuggable hardware generator☆67Updated last year
- A polyhedral compiler for hardware accelerators☆55Updated 6 months ago
- FPGA acceleration of arbitrary precision floating point computations.☆38Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 8 months ago
- ☆52Updated 2 years ago
- The specification for the FIRRTL language☆51Updated this week
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆67Updated last week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- high-performance RTL simulator☆150Updated 7 months ago
- Open-Source Posit RISC-V Core with Quire Capability☆52Updated 2 months ago
- SystemVerilog frontend for Yosys☆69Updated last week
- ☆80Updated 9 months ago
- Hardware generator debugger☆73Updated 11 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆98Updated last year
- SiliconCompiler Design Gallery☆24Updated this week
- A Rocket-based RISC-V superscalar in-order core☆29Updated 3 months ago
- Vortex Graphics☆69Updated 3 months ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆36Updated last year
- Library of open source Process Design Kits (PDKs)☆32Updated this week
- Naive Educational RISC-V -- A simple single-stage RV32I processor☆25Updated 4 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆86Updated last week
- For contributions of Chisel IP to the chisel community.☆57Updated 2 months ago
- ☆37Updated 2 weeks ago
- RISC-V Processor written in Amaranth HDL☆36Updated 3 years ago
- Chisel RISC-V Vector 1.0 Implementation☆73Updated last month
- ☆15Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 4 years ago
- An open-source custom cache generator.☆30Updated 10 months ago