sifive / block-inclusivecache-sifive

Related projects ⓘ

Alternatives and complementary repositories for block-inclusivecache-sifive

• seldridge / rocket-rocc-examples
  Tests for example Rocket Custom Coprocessors
  ☆69Updated 4 years ago
• ucb-bar / hwacha
  Microarchitecture implementation of the decoupled vector-fetch accelerator
  ☆148Updated 9 months ago
• ucb-bar / constellation
  A Chisel RTL generator for network-on-chip interconnects
  ☆177Updated this week
• ccelio / chisel-style-guide
  A Style Guide for the Chisel Hardware Construction Language
  ☆106Updated 3 years ago
• Intensivate / learning-journey
  Chisel Learning Journey
  ☆107Updated last year
• pulp-platform / iDMA
  A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
  ☆93Updated this week
• chipsalliance / playground
  chipyard in mill :P
  ☆75Updated last year
• OpenXiangShan / fudian
  Open source high performance IEEE-754 floating unit
  ☆60Updated 8 months ago
• openhwgroup / cva6-sdk
  CVA6 SDK containing RISC-V tools and Buildroot
  ☆62Updated 4 months ago
• freechipsproject / chisel-testers
  Provides various testers for chisel users
  ☆100Updated last year
• chipsalliance / rocket-tools
  Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)
  ☆52Updated last year
• ucb-bar / testchipip
  ☆80Updated last month
• OpenXiangShan / HuanCun
  Open-source high-performance non-blocking cache
  ☆67Updated 2 months ago
• ucb-ucie / uciedigital
  Pure digital components of a UCIe controller
  ☆48Updated 2 weeks ago
• pulp-platform / hero
  Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…
  ☆95Updated last year
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆106Updated 2 years ago
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆54Updated this week
• sifive / chisel-circt
  Library to compile Chisel circuits using LLVM/MLIR (CIRCT)
  ☆70Updated last year
• pulp-platform / pulp_soc
  pulp_soc is the core building component of PULP based SoCs
  ☆78Updated 3 months ago
• cnrv / CNRV-FPU
  Basic floating-point components for RISC-V processors
  ☆64Updated 4 years ago
• freechipsproject / diagrammer
  Provides dot visualizations of chisel/firrtl circuits
  ☆115Updated last year
• riscv-boom / boom-template
  DEPRECATED. Please use Chipyard (https://github.com/ucb-bar/chipyard) to build BOOM
  ☆35Updated 5 years ago
• riscv-boom / riscv-coremark
  Setup scripts and files needed to compile CoreMark on RISC-V
  ☆64Updated 4 months ago
• ic-lab-duth / RISC-V-Vector
  Vector processor for RISC-V vector ISA
  ☆110Updated 4 years ago
• IBM / rocc-software
  C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)
  ☆52Updated 4 years ago
• zero-day-labs / riscv-iommu
  IOMMU IP compliant with the RISC-V IOMMU Specification v1.0
  ☆80Updated 2 weeks ago
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆142Updated last week
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆33Updated this week
• sifive / fpga-shells
  ☆131Updated 2 years ago
• ucb-bar / sha3
  ☆76Updated 8 months ago