Twine-Umich / TwineLinks
☆11Updated 3 years ago
Alternatives and similar repositories for Twine
Users that are interested in Twine are comparing it to the libraries listed below
Sorting:
- A Hardware Pipeline Description Language☆45Updated this week
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆84Updated last month
- A Rocket-based RISC-V superscalar in-order core☆33Updated 2 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆18Updated 8 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆27Updated 7 years ago
- ☆15Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆39Updated 3 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆26Updated 6 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- A scala based simulator for circuits described by a LoFirrtl file☆48Updated 2 years ago
- Next generation CGRA generator☆112Updated last week
- ☆24Updated 4 years ago
- ☆103Updated 3 years ago
- This repo contains source files and code for a synthesizable RISC-V processor with support for custom instructions in a co-processor.☆12Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Updated 3 years ago
- Useful utilities for BAR projects☆32Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- ☆84Updated last month
- Chisel/Firrtl execution engine☆153Updated 10 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 3 weeks ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 2 weeks ago
- biRISC-V - 32-bit dual issue RISC-V CPU Software Environment☆13Updated 4 years ago