Twine-Umich / TwineLinks
☆11Updated 3 years ago
Alternatives and similar repositories for Twine
Users that are interested in Twine are comparing it to the libraries listed below
Sorting:
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 2 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 6 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ☆15Updated 4 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆160Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- Chisel components for FPGA projects☆127Updated 2 years ago
- ☆104Updated 3 years ago
- ☆88Updated 2 years ago
- Floating point modules for CHISEL☆32Updated 11 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago
- A Hardware Pipeline Description Language☆49Updated 5 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- A home for Genesis2 sources.☆43Updated 5 months ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- ☆87Updated last week
- ☆29Updated 8 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- A parallel and distributed simulator for thousand-core chips☆27Updated 7 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 10 years ago
- Next generation CGRA generator☆118Updated last week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆36Updated 2 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆73Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago