Twine-Umich / Twine
☆10Updated 3 years ago
Alternatives and similar repositories for Twine:
Users that are interested in Twine are comparing it to the libraries listed below
- A Rocket-based RISC-V superscalar in-order core☆31Updated last week
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated last week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- Floating point modules for CHISEL☆32Updated 10 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆26Updated 5 years ago
- Next generation CGRA generator☆111Updated this week
- ☆57Updated this week
- A home for Genesis2 sources.☆41Updated last month
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆34Updated this week
- ☆15Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated last week
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆14Updated 5 months ago
- ☆57Updated this week
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A Hardware Pipeline Description Language☆44Updated last year
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆61Updated 11 months ago
- The specification for the FIRRTL language☆54Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- ☆15Updated 2 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆100Updated 5 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆48Updated 8 months ago