Twine-Umich / TwineLinks
☆11Updated 3 years ago
Alternatives and similar repositories for Twine
Users that are interested in Twine are comparing it to the libraries listed below
Sorting:
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆85Updated 3 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 2 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 4 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- ☆15Updated 4 years ago
- ☆86Updated 2 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- Chisel components for FPGA projects☆126Updated last year
- Next generation CGRA generator☆113Updated this week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- A parallel and distributed simulator for thousand-core chips☆25Updated 7 years ago
- ☆60Updated this week
- DASS HLS Compiler☆29Updated last year
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- Original RISC-V 1.0 implementation. Not supported.☆41Updated 6 years ago
- A DSL for Systolic Arrays☆81Updated 6 years ago
- ☆88Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated last year
- ☆30Updated 6 years ago
- Chisel/Firrtl execution engine☆153Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago