Twine-Umich / TwineLinks
☆11Updated 3 years ago
Alternatives and similar repositories for Twine
Users that are interested in Twine are comparing it to the libraries listed below
Sorting:
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 3 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 7 months ago
- ☆15Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- A parallel and distributed simulator for thousand-core chips☆27Updated 7 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Next generation CGRA generator☆118Updated this week
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 8 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆52Updated 7 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- Floating point modules for CHISEL☆32Updated 11 years ago
- Chisel components for FPGA projects☆128Updated 2 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆42Updated 2 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆38Updated 3 months ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 8 years ago
- A home for Genesis2 sources.☆44Updated 6 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A DSL for Systolic Arrays☆83Updated 7 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆61Updated 7 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- ☆24Updated 5 years ago
- ☆27Updated 4 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆45Updated 9 months ago
- ☆87Updated 2 weeks ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Updated 7 years ago