Twine-Umich / Twine
☆10Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for Twine
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆36Updated this week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Updated last year
- Floating point modules for CHISEL☆28Updated 10 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- ☆13Updated last year
- Chisel library for Unum Type-III Posit Arithmetic☆32Updated 7 months ago
- A Rocket-based RISC-V superscalar in-order core☆28Updated 3 weeks ago
- Next generation CGRA generator☆106Updated this week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆52Updated 2 weeks ago
- ☆15Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- DASS HLS Compiler☆27Updated last year
- A fault-injection framework using Chisel and FIRRTL☆34Updated last year
- A Language for Closed-form High-level ARchitecture Modeling☆19Updated 4 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆97Updated 4 years ago
- Polyhedral High-Level Synthesis in MLIR☆29Updated last year
- For contributions of Chisel IP to the chisel community.☆55Updated 2 weeks ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆76Updated this week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆79Updated 7 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆44Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- A DSL for Systolic Arrays☆78Updated 5 years ago
- ILA Model Database☆20Updated 4 years ago
- A hardware synthesis framework with multi-level paradigm☆37Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Papers, Posters, Presentations, Documentation...☆18Updated 10 months ago
- Introductory examples for using PYNQ with Alveo☆48Updated last year