Common RTL blocks used in SiFive's projects
☆193May 13, 2022Updated 4 years ago
Alternatives and similar repositories for sifive-blocks
Users that are interested in sifive-blocks are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Source files for SiFive's Freedom platforms☆1,145Updated this week
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- ☆92Updated this week
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- Open Source Software for Developing on the Freedom E Platform - Deprecated☆583Jul 1, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- Tools for SiFive's Freedom Platform☆218Aug 26, 2021Updated 4 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- ☆85Jun 1, 2022Updated 4 years ago
- Freedom U Software Development Kit (FUSDK)☆302Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆139May 13, 2022Updated 4 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- e300 and u500 devkits☆10Nov 15, 2020Updated 5 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- chisel tutorial exercises and answers☆755Jan 6, 2022Updated 4 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Nov 15, 2015Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆324Jul 13, 2026Updated last week
- educational microarchitectures for risc-v isa☆752Sep 1, 2025Updated 10 months ago
- Rocket Chip Generator☆3,820Jun 2, 2026Updated last month
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆31Sep 17, 2025Updated 10 months ago
- GNU toolchain for RISC-V, including GCC☆16Apr 28, 2026Updated 2 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,199Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆165Jan 25, 2024Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 7 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Workspace Integration Tool☆23Nov 6, 2020Updated 5 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,142Sep 10, 2024Updated last year
- Craft 2 top-level repository☆14May 15, 2019Updated 7 years ago
- Bare Metal Compatibility Library for the Freedom Platform☆163Dec 19, 2023Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,335Updated this week
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,024Updated this week