sifive / fpga-shells
☆131Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for fpga-shells
- ☆74Updated 2 years ago
- Provides various testers for chisel users☆99Updated last year
- Chisel/Firrtl execution engine☆153Updated 2 months ago
- ☆80Updated 3 weeks ago
- Chisel components for FPGA projects☆119Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆115Updated last year
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆97Updated 4 years ago
- Common RTL blocks used in SiFive's projects☆179Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆146Updated 9 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆94Updated last year
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆161Updated 3 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆135Updated 2 weeks ago
- Riscy Processors - Open-Sourced RISC-V Processors☆72Updated 5 years ago
- ☆76Updated 8 months ago
- Chisel Learning Journey☆106Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- (System)Verilog to Chisel translator☆105Updated 2 years ago
- FPGA reference design for the the Swerv EH1 Core☆67Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- ☆40Updated 5 months ago
- Useful utilities for BAR projects☆30Updated 10 months ago
- RISC-V Torture Test☆164Updated 3 months ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆76Updated this week
- Setup scripts and files needed to compile CoreMark on RISC-V☆64Updated 3 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆33Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆106Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated this week
- A scala based simulator for circuits described by a LoFirrtl file☆46Updated last year