wzc810049078 / ZC-RISCV-CORE
ZC RISCV CORE
☆13Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for ZC-RISCV-CORE
- Hamming ECC Encoder and Decoder to protect memories☆28Updated last month
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆35Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- DDR4 Simulation Project in System Verilog☆32Updated 10 years ago
- ☆13Updated 5 years ago
- ☆31Updated last year
- Network on Chip for MPSoC☆25Updated 2 weeks ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆12Updated 3 years ago
- ☆22Updated 11 months ago
- ☆46Updated 3 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆33Updated 3 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆14Updated 3 weeks ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆26Updated 3 years ago
- ☆16Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆44Updated 3 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆14Updated 3 months ago
- Basic floating-point components for RISC-V processors☆63Updated 4 years ago
- ☆29Updated 2 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆22Updated 6 years ago
- ☆16Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- SoC Based on ARM Cortex-M3☆25Updated 5 months ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆28Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated 3 weeks ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆30Updated last year
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆44Updated 2 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago