wzc810049078 / ZC-RISCV-CORE
ZC RISCV CORE
☆13Updated 5 years ago
Alternatives and similar repositories for ZC-RISCV-CORE:
Users that are interested in ZC-RISCV-CORE are comparing it to the libraries listed below
- ☆31Updated 2 weeks ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆28Updated 3 years ago
- Advanced Debug Interface☆14Updated 2 months ago
- Network on Chip for MPSoC☆26Updated last week
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆38Updated 2 years ago
- A configurable general purpose graphics processing unit for☆11Updated 5 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆36Updated 3 years ago
- ☆32Updated 2 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆16Updated 2 weeks ago
- A simple, scalable, source-synchronous, all-digital DDR link☆23Updated last month
- Hamming ECC Encoder and Decoder to protect memories☆31Updated 2 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- DDR4 Simulation Project in System Verilog☆36Updated 10 years ago
- ☆16Updated 5 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 10 years ago
- ☆18Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 4 years ago
- 给定ARM Cortex-M3的软核,扩展周围的AMBA总线以及基本外设,完成在上面的汇编以及C语言的执行☆17Updated 5 years ago
- Archives of SystemC from The Ground Up Book Exercises☆30Updated 2 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated 2 weeks ago
- verification of simple axi-based cache☆18Updated 5 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆52Updated 7 months ago
- The official NaplesPU hardware code repository☆15Updated 5 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆31Updated 5 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆51Updated 4 years ago