wzc810049078 / ZC-RISCV-COREView external linksLinks
ZC RISCV CORE
☆12Dec 19, 2019Updated 6 years ago
Alternatives and similar repositories for ZC-RISCV-CORE
Users that are interested in ZC-RISCV-CORE are comparing it to the libraries listed below
Sorting:
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 6 years ago
- Ritchi is a cryptocurrency trading bot based on Telegram bot, WebSocket API and REST API for BitMEX exchange.☆10Jul 18, 2023Updated 2 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆32Apr 13, 2021Updated 4 years ago
- ☆30Mar 13, 2025Updated 11 months ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 11 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- Hardware and software implementation of Sparsely-active SNNs☆21Jan 9, 2025Updated last year
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Dec 10, 2018Updated 7 years ago
- ☆21Aug 23, 2021Updated 4 years ago
- uvm_axi is a uvm package for modeling and verifying AXI protocol☆21Feb 7, 2025Updated last year
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆36Sep 12, 2024Updated last year
- ☆35Jun 9, 2022Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆33Jan 4, 2026Updated last month
- 基于FPGA的MIPS架构的CPU设计☆30Aug 14, 2015Updated 10 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- FPGA CryptoNight V7 Minner☆31Aug 26, 2019Updated 6 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Sep 10, 2020Updated 5 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 9 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Aug 29, 2025Updated 5 months ago
- ☆36Apr 20, 2021Updated 4 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Kinematic and dynamic models of continuum and articulated soft robots.☆15Nov 22, 2025Updated 2 months ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- Android双进程守护-杀不死的服务☆12Jan 21, 2018Updated 8 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- An Open-Source Design and Verification Environment for RISC-V☆87Apr 21, 2021Updated 4 years ago
- Code for the paper "Faster Neural Network Training with Approximate Tensor Operations"☆10Oct 23, 2021Updated 4 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Jan 15, 2024Updated 2 years ago
- ☆14Apr 14, 2025Updated 10 months ago
- RADIX-4 SRT division☆12Oct 31, 2019Updated 6 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- BERT Sentiment Classification on the IMDb Large Movie Review Dataset.☆16Sep 8, 2022Updated 3 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago