ccelio / SpeckleLinks
A wrapper for the SPEC CPU2006 benchmark suite.
☆88Updated 4 years ago
Alternatives and similar repositories for Speckle
Users that are interested in Speckle are comparing it to the libraries listed below
Sorting:
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆62Updated 2 years ago
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆115Updated last week
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆134Updated last year
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆78Updated last year
- A heterogeneous architecture timing model simulator.☆160Updated 6 months ago
- RiVEC Bencmark Suite☆117Updated 6 months ago
- ☆33Updated 5 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- Extremely Simple Microbenchmarks☆33Updated 7 years ago
- Fork of main gem5 repo: https://gem5.googlesource.com/public/gem5/☆23Updated this week
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 9 months ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆52Updated 4 years ago
- ☆91Updated last year
- Artifact, reproducibility, and testing utilites for gem5☆22Updated 3 years ago
- Chisel Learning Journey☆109Updated 2 years ago
- A libgloss replacement for RISC-V that supports HTIF☆38Updated last year
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆42Updated 3 years ago
- Comment on the rocket-chip source code☆179Updated 6 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- ☆86Updated this week
- ☆61Updated 2 years ago
- Support for Rocket Chip on Zynq FPGAs☆40Updated 6 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆64Updated 5 years ago
- Documentation for RISC-V Spike☆100Updated 6 years ago
- The official repository for the gem5 resources sources.☆72Updated last month
- CGRA Compilation Framework☆84Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆187Updated 4 years ago