ccelio / Speckle
A wrapper for the SPEC CPU2006 benchmark suite.
☆85Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for Speckle
- A heterogeneous architecture timing model simulator.☆138Updated 3 weeks ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Official repository of the Arm Research Starter Kit on System Modeling using gem5☆112Updated last year
- SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. T…☆128Updated last year
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆57Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆68Updated 2 months ago
- ☆30Updated 4 years ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆69Updated 6 months ago
- gem5 Tips & Tricks☆63Updated 4 years ago
- Creating beautiful gem5 simulations☆45Updated 3 years ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆46Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆61Updated 5 years ago
- Support for Rocket Chip on Zynq FPGAs☆39Updated 5 years ago
- upstream: https://github.com/RALC88/gem5☆32Updated last year
- The OpenPiton Platform☆26Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- Artifact, reproducibility, and testing utilites for gem5☆20Updated 3 years ago
- Extremely Simple Microbenchmarks☆30Updated 6 years ago
- Comment on the rocket-chip source code☆168Updated 6 years ago
- A template for building new projects/platforms using the BOOM core.☆24Updated 5 years ago
- ☆84Updated 9 months ago
- The gem5 Bootcamp 2022 environment. Archived.☆35Updated 4 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆62Updated 4 months ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆146Updated 2 years ago
- Memory System Microbenchmarks☆61Updated last year
- Heterogeneous simulator for DECADES Project☆29Updated 5 months ago
- Chisel Learning Journey☆107Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆116Updated 4 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago