A wrapper for the SPEC CPU2006 benchmark suite.
☆91May 6, 2021Updated 4 years ago
Alternatives and similar repositories for Speckle
Users that are interested in Speckle are comparing it to the libraries listed below
Sorting:
- A simple utility for doing RISC-V HPM perf monitoring.☆18May 8, 2017Updated 8 years ago
- Documentation for the BOOM processor☆47Mar 8, 2017Updated 9 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- The Splash-3 benchmark suite☆45Apr 24, 2023Updated 2 years ago
- ☆14Jul 14, 2015Updated 10 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- A detailed michroarchitectural x86 simulator☆62Apr 14, 2017Updated 8 years ago
- Interprocedural Basic Block Code Layout Optimization☆18Jan 17, 2019Updated 7 years ago
- ☆16Nov 28, 2024Updated last year
- A port of the RIPE suite to RISC-V.☆29Oct 10, 2018Updated 7 years ago
- RISC CPU by Icenowy☆12Dec 26, 2018Updated 7 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆31Oct 4, 2022Updated 3 years ago
- An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher☆36Nov 9, 2022Updated 3 years ago
- Championship Value Prediction (CVP) simulator.☆17Feb 17, 2021Updated 5 years ago
- A neural branch predictor tested using CPU emulator, testing both supervised learning and reinforcement learning (for COS 583: Great Mome…☆15May 17, 2017Updated 8 years ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆60Dec 19, 2023Updated 2 years ago
- Microprobe: Microbenchmark generation framework☆25Feb 5, 2026Updated last month
- A Modified gem5 for Simulating Virtualized Systems☆11Mar 1, 2015Updated 11 years ago
- Extremely Simple Microbenchmarks☆41May 23, 2018Updated 7 years ago
- firrtlator is a FIRRTL C++ library☆23Dec 15, 2016Updated 9 years ago
- ☆64Dec 4, 2022Updated 3 years ago
- chisel tutorial exercises and answers☆748Jan 6, 2022Updated 4 years ago
- Run SPEC CPU2006 on Linux with either an Intel, ARM, or PowerPC processors.☆26Apr 25, 2018Updated 7 years ago
- Code/schematics for a clock using a Panaplex (planar gas discharge) display☆12Dec 1, 2017Updated 8 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Jan 26, 2020Updated 6 years ago
- [WIP] Interval Analysis on LLVM IR☆12Jul 6, 2020Updated 5 years ago
- A template for developing custom FIRRTL transforms☆10Jan 30, 2020Updated 6 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,090Feb 5, 2026Updated last month
- This is a fork of zsim (see https://github.com/s5z/zsim) which integrates the NVMain main memory simulator, adding 3D stacking and non-vo…☆26Jan 15, 2015Updated 11 years ago
- A configurable SRAM generator☆58Updated this week
- Tests for example Rocket Custom Coprocessors☆75Feb 19, 2020Updated 6 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,160Updated this week
- A JavaScript implementation of the Logic Programming System described in section 4.4 of "Structure and Interpretation of Computer Program…☆22Jan 25, 2012Updated 14 years ago
- Base repo of a workable zsim on newer version of Ubuntu, with PIN-2.14 binary (the original zSim no longer works)☆14Nov 20, 2022Updated 3 years ago
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Nov 6, 2019Updated 6 years ago
- A template for building new projects/platforms using the BOOM core.☆25Jan 14, 2019Updated 7 years ago
- Creating beautiful gem5 simulations☆49Mar 22, 2021Updated 4 years ago
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Aug 2, 2019Updated 6 years ago