CTSRD-CHERI / TestRIG
Testing processors with Random Instruction Generation
☆37Updated 3 weeks ago
Alternatives and similar repositories for TestRIG:
Users that are interested in TestRIG are comparing it to the libraries listed below
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆12Updated last month
- RTLCheck☆21Updated 6 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆30Updated 11 months ago
- Equivalence checking with Yosys☆42Updated 2 weeks ago
- SCARV: a side-channel hardened RISC-V platform☆26Updated 2 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆17Updated 6 months ago
- A SystemVerilog source file pickler.☆56Updated 6 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆20Updated 3 months ago
- Hardware generator debugger☆73Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 2 months ago
- Simple UVM environment for experimenting with Verilator.☆20Updated 3 months ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆23Updated last year
- HW Design Collateral for Caliptra RoT IP☆89Updated this week
- CoreIR Symbolic Analyzer☆71Updated 4 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆28Updated 4 years ago
- ☆30Updated 4 months ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆39Updated last year
- A Rocket-based RISC-V superscalar in-order core☆31Updated last week
- ☆23Updated 4 years ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆50Updated 3 years ago
- A time-predictable processor for mixed-criticality systems☆58Updated 5 months ago
- CHERI-RISC-V model written in Sail☆58Updated 2 weeks ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- RISC-V architecture concurrency model litmus tests☆75Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 years ago
- ☆38Updated last year
- ☆26Updated this week