Testing processors with Random Instruction Generation
☆62Aug 21, 2026Updated last month
Alternatives and similar repositories for TestRIG
Users that are interested in TestRIG are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A generic test bench written in Bluespec☆57Aug 26, 2026Updated 3 weeks ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated 11 months ago
- Sail code model of the CHERIoT ISA☆50Aug 26, 2026Updated 3 weeks ago
- CHERI-RISC-V model written in Sail☆69Sep 8, 2026Updated 2 weeks ago
- ☆36Mar 31, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- COATCheck☆13Nov 4, 2018Updated 7 years ago
- Sail RISC-V model☆775Updated this week
- CHERI ISA Specification☆29Mar 13, 2026Updated 6 months ago
- An open silicon CHERIoT Ibex microcontroller chip☆19May 23, 2025Updated last year
- The purpose of the repo is to support CORE-V Wally architectural verification☆20Nov 11, 2025Updated 10 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 9 months ago
- ☆16May 2, 2026Updated 4 months ago
- A tool to run litmus tests on bare-metal hardware☆14Mar 13, 2017Updated 9 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆33Sep 4, 2026Updated 2 weeks ago
- YosysHQ SVA AXI Properties☆56Feb 7, 2023Updated 3 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Jul 2, 2026Updated 2 months ago
- CMurphi mirror: http://mclab.di.uniroma1.it/site/index.php/software/18-cmurphi☆15Jan 22, 2016Updated 10 years ago
- A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI☆54Sep 4, 2026Updated 2 weeks ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆15May 7, 2022Updated 4 years ago
- Design files and associated documentation for Sonata PCB, part of the Sunburst Project☆22Apr 1, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RISC-V architecture concurrency model litmus tests☆112May 20, 2026Updated 4 months ago
- RISCulator is a RISC-V emulator.☆12Aug 18, 2023Updated 3 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆28Mar 8, 2026Updated 6 months ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆52Apr 22, 2025Updated last year
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆135Sep 14, 2026Updated last week
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆26Oct 15, 2025Updated 11 months ago
- A Lean-embedded framework to verify Verilog modules☆15Updated this week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆104Mar 29, 2024Updated 2 years ago
- ☆26Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- CHERI-enabled secure enclave that can be integrated as a subsytem on a system on chip.☆38Updated this week
- RISC-V Formal Verification Framework☆214Jul 15, 2026Updated 2 months ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated last year
- Fuzz everything! Now let's fuzz chip!☆46Jun 5, 2026Updated 3 months ago
- A curated list of research and repositories on the novel technique of hardware fuzzing☆28Aug 9, 2026Updated last month
- Mutation Cover with Yosys (MCY)☆99Sep 9, 2026Updated 2 weeks ago
- The RISC-V Application Profiler is a Python-based tool designed to help software developers optimize the performance of their application…☆31Apr 23, 2025Updated last year