CTSRD-CHERI / TestRIG
Testing processors with Random Instruction Generation
☆33Updated 3 weeks ago
Alternatives and similar repositories for TestRIG:
Users that are interested in TestRIG are comparing it to the libraries listed below
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆27Updated 2 weeks ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆65Updated this week
- CoreIR Symbolic Analyzer☆64Updated 4 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆22Updated last year
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆16Updated 4 months ago
- RTLCheck☆19Updated 6 years ago
- ☆23Updated 4 years ago
- Hardware generator debugger☆73Updated last year
- COATCheck☆13Updated 6 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆19Updated last month
- Simple UVM environment for experimenting with Verilator.☆18Updated 2 months ago
- Fast Symbolic Repair of Hardware Design Code☆22Updated last month
- CHERI-RISC-V model written in Sail☆58Updated 3 weeks ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆28Updated this week
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆30Updated 9 months ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- A SystemVerilog source file pickler.☆55Updated 4 months ago
- Integer Multiplier Generator for Verilog☆20Updated last year
- BTOR2 MLIR project☆23Updated last year
- HW Design Collateral for Caliptra RoT IP☆83Updated this week
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆25Updated this week
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆85Updated this week
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 3 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago