CTSRD-CHERI / TestRIGView external linksLinks
Testing processors with Random Instruction Generation
☆55Jan 13, 2026Updated last month
Alternatives and similar repositories for TestRIG
Users that are interested in TestRIG are comparing it to the libraries listed below
Sorting:
- COATCheck☆13Nov 4, 2018Updated 7 years ago
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated 9 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- CMurphi mirror: http://mclab.di.uniroma1.it/site/index.php/software/18-cmurphi☆12Jan 22, 2016Updated 10 years ago
- Sail RISC-V model☆667Updated this week
- The HW-CBMC and EBMC Model Checkers for Verilog☆102Updated this week
- Mutation Cover with Yosys (MCY)☆91Feb 4, 2026Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆238Nov 20, 2024Updated last year
- Sail code model of the CHERIoT ISA☆48Feb 3, 2026Updated last week
- CHERI-RISC-V model written in Sail☆66Jul 10, 2025Updated 7 months ago
- CHERI ISA Specification☆26Jan 22, 2026Updated 3 weeks ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- Security Test Benchmark for Computer Architectures☆21Sep 24, 2025Updated 4 months ago
- YosysHQ SVA AXI Properties☆44Feb 7, 2023Updated 3 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆24Sep 26, 2024Updated last year
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 8 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 10 months ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆17Oct 22, 2025Updated 3 months ago
- A RISC-V RV32 model ready for SMT program synthesis.☆12Jun 23, 2021Updated 4 years ago
- work in progress, playing around with btor2 in rust☆12Feb 6, 2026Updated last week
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- ☆13Mar 28, 2020Updated 5 years ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆13Jan 4, 2021Updated 5 years ago
- The Basil pipeline for concurrent information flow analysis in AArch64 binaries.☆17Updated this week
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Updated this week
- RISC-V Formal Verification Framework☆178Jan 19, 2026Updated 3 weeks ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆30Oct 5, 2022Updated 3 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- Group administration repository for Tech: IOPMP Task Group☆13Dec 19, 2024Updated last year
- ☆13Feb 6, 2021Updated 5 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆34Updated this week
- GeST (Generating Stress-Tests) is a Genetic Algorithm framework for automatic hardware stress-test generation. Related scientific publica…☆14May 7, 2019Updated 6 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Jun 18, 2020Updated 5 years ago
- CHERI C/C++ Programming Guide☆40Updated this week
- A Fast Floating-Point Satisfiability Solver☆28Jul 26, 2025Updated 6 months ago
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- Wallace and Dadda tree multiplier generator in vhdl and verilog☆13Dec 22, 2024Updated last year
- System-on-Chip Interconnection Network - Simulation Environment (front-end)☆15Oct 5, 2023Updated 2 years ago
- RISC-V BSV Specification☆23Jan 18, 2020Updated 6 years ago