CTSRD-CHERI / TestRIG
Testing processors with Random Instruction Generation
☆35Updated this week
Alternatives and similar repositories for TestRIG:
Users that are interested in TestRIG are comparing it to the libraries listed below
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆30Updated 10 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆22Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆87Updated this week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆28Updated this week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆27Updated last month
- A bare-metal application to test specific features of the risc-v hypervisor extension☆36Updated last year
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆65Updated this week
- ☆23Updated 4 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆19Updated last month
- Hardware generator debugger☆73Updated last year
- Simple UVM environment for experimenting with Verilator.☆18Updated 2 months ago
- RTLCheck☆20Updated 6 years ago
- COATCheck☆13Updated 6 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆17Updated 4 months ago
- CHERI-RISC-V model written in Sail☆58Updated this week
- A Hardware Pipeline Description Language☆44Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆47Updated this week
- ☆27Updated 3 months ago
- Microprobe: Microbenchmark generation framework☆21Updated 8 months ago
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protectio…☆26Updated this week
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆139Updated 3 weeks ago
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 3 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- A Rocket-based RISC-V superscalar in-order core☆30Updated this week
- ☆16Updated this week
- HW Design Collateral for Caliptra RoT IP☆84Updated this week