comsec-group / encarsiaLinks
☆24Updated 6 months ago
Alternatives and similar repositories for encarsia
Users that are interested in encarsia are comparing it to the libraries listed below
Sorting:
- ☆19Updated last year
- A Modular Open-Source Hardware Fuzzing Framework☆35Updated 3 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆112Updated 3 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆15Updated 4 months ago
- Testing processors with Random Instruction Generation☆47Updated last week
- Code repository for Coppelia tool☆23Updated 4 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆58Updated last week
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 5 years ago
- ☆19Updated last year
- RTLCheck☆22Updated 7 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- ☆16Updated 4 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated 4 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆22Updated last month
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 3 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Simple UVM environment for experimenting with Verilator.☆27Updated last month
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆20Updated 11 months ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆65Updated 6 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆26Updated 2 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆104Updated 3 weeks ago
- Fuzzing for SpinalHDL☆16Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- HW Design Collateral for Caliptra RoT IP☆113Updated this week
- Project Repo for the Simulator Independent Coverage Research☆21Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆108Updated 5 months ago
- Fast TLB simulator for RISC-V systems☆14Updated 6 years ago
- ☆10Updated 4 years ago
- Memory consistency model checking and test generation library.☆15Updated 9 years ago
- ILA Model Database☆23Updated 5 years ago