comsec-group / encarsiaLinks
β26Updated 8 months ago
Alternatives and similar repositories for encarsia
Users that are interested in encarsia are comparing it to the libraries listed below
Sorting:
- Microarchitectural control flow integrity (πCFI) verification checks whether there exists a control or data flow from instruction's opeβ¦β16Updated 6 months ago
- Code repository for Coppelia toolβ23Updated 5 years ago
- A Modular Open-Source Hardware Fuzzing Frameworkβ36Updated 4 years ago
- β20Updated last year
- A fork of Yosys that integrates the CellIFT passβ13Updated 5 months ago
- Testing processors with Random Instruction Generationβ50Updated 3 weeks ago
- rfuzz: coverage-directed fuzzing for RTL research platformβ112Updated 3 years ago
- The SoC used for the beta phase of Hack@DAC 2018.β18Updated 5 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripheralsβ26Updated 2 years ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.β59Updated 3 weeks ago
- β16Updated 4 years ago
- β19Updated last year
- RISC-V IOMMU Demo (Linux & Bao)β23Updated 2 years ago
- RTLCheckβ23Updated 7 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.β27Updated 5 months ago
- CocoAlma is an execution-aware tool for formal verification of masked implementationsβ23Updated last year
- β10Updated 4 years ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0β107Updated 3 months ago
- IOPMP IPβ21Updated 5 months ago
- ILA Model Databaseβ24Updated 5 years ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)β67Updated 6 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operatβ¦β22Updated last year
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.β16Updated 6 months ago
- The RTL source for AnyCore RISC-Vβ33Updated 3 years ago
- A port of the RIPE suite to RISC-V.β29Updated 7 years ago
- β13Updated last year
- Hardware Formal Verification Toolβ76Updated this week
- All the tools you need to reproduce the CellIFT paper experimentsβ23Updated 10 months ago
- Project Repo for the Simulator Independent Coverage Researchβ21Updated 2 years ago
- β23Updated 4 years ago