β36Mar 31, 2025Updated last year
Alternatives and similar repositories for encarsia
Users that are interested in encarsia are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Microarchitectural control flow integrity (πCFI) verification checks whether there exists a control or data flow from instruction's opeβ¦β16Jul 2, 2026Updated last month
- Fuzz everything! Now let's fuzz chip!β45Jun 5, 2026Updated 2 months ago
- β16May 2, 2026Updated 3 months ago
- Project Repo for the Simulator Independent Coverage Researchβ21Feb 28, 2023Updated 3 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulationβ52Apr 22, 2025Updated last year
- Virtual machines for every use case on DigitalOcean β’ AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- β23Mar 12, 2026Updated 5 months ago
- A microcode-feedback-enhaced post-silicon x86 CPU fuzzerβ17May 15, 2026Updated 3 months ago
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown β¦β15Jan 17, 2025Updated last year
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)β23Dec 5, 2024Updated last year
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.β21Apr 14, 2026Updated 4 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzersβ27Mar 8, 2026Updated 5 months ago
- β26Mar 1, 2023Updated 3 years ago
- Code repository for Coppelia toolβ23Nov 12, 2020Updated 5 years ago
- All the tools you need to reproduce the CellIFT paper experimentsβ24Feb 11, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer β’ AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- LLM Evaluation Benchmark on Hardware Formal Verificationβ44Apr 3, 2025Updated last year
- β15Dec 6, 2023Updated 2 years ago
- Artifact Evaluation of "GhostCache: Timer- and Counter-Free Cache Attacks Exploiting Weak Coherence on RISC-V and ARM Chips" (CCS 2025)β23Jul 19, 2025Updated last year
- A fork of Yosys that integrates the CellIFT passβ14Apr 21, 2026Updated 4 months ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)β144Aug 30, 2024Updated 2 years ago
- Automated Vulnerability Detection Framework for Transient Execution Vulnerabilities (IEEE S&P '26)β36Apr 17, 2026Updated 4 months ago
- A collection of datapath circuit design and verification benchmarksβ19Aug 24, 2026Updated last week
- SystemVerilog design elaborator into word-level netlist formβ249Updated this week
- β18Jul 12, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting β’ AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- β17Jun 12, 2024Updated 2 years ago
- Testing processors with Random Instruction Generationβ62Aug 21, 2026Updated last week
- Modern co-simulation framework for RISC-V CPUsβ182Updated this week
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabilitiβ¦β26Mar 1, 2026Updated 6 months ago
- A random fuzz generator for the RISC-V vector extension intrinsicsβ29Dec 8, 2024Updated last year
- Hardware Formal Verification Toolβ114Jul 13, 2026Updated last month
- A Lean-embedded framework to verify Verilog modulesβ15Aug 15, 2026Updated 2 weeks ago
- RTLCheckβ26Oct 9, 2018Updated 7 years ago
- β21Jun 12, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer β’ AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The purpose of the repo is to support CORE-V Wally architectural verificationβ20Nov 11, 2025Updated 9 months ago
- A curated list of research and repositories on the novel technique of hardware fuzzingβ27Aug 9, 2026Updated 3 weeks ago
- β33Aug 5, 2026Updated 3 weeks ago
- Verilog ASTβ21Dec 2, 2023Updated 2 years ago
- β27Apr 14, 2026Updated 4 months ago
- A programming language for writing constraint-based integrated circuit layout generatorsβ17Updated this week
- Naive Educational RISC-V -- A simple single-stage RV32I processorβ28Nov 3, 2020Updated 5 years ago