comsec-group / encarsiaLinks
☆23Updated 6 months ago
Alternatives and similar repositories for encarsia
Users that are interested in encarsia are comparing it to the libraries listed below
Sorting:
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆15Updated 3 months ago
- ☆19Updated last year
- A Modular Open-Source Hardware Fuzzing Framework☆34Updated 3 years ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- ☆19Updated last year
- Testing processors with Random Instruction Generation☆46Updated last month
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 3 months ago
- ☆16Updated 4 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆20Updated 11 months ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 5 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated 4 months ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆25Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆57Updated last month
- rfuzz: coverage-directed fuzzing for RTL research platform☆111Updated 3 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆30Updated last month
- RTLCheck☆22Updated 6 years ago
- RISC-V IOMMU Demo (Linux & Bao)☆23Updated last year
- ☆10Updated 3 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆21Updated 3 weeks ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆102Updated last week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆106Updated 4 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Simple UVM environment for experimenting with Verilator.☆24Updated 3 weeks ago
- HW Design Collateral for Caliptra RoT IP☆112Updated this week
- Equivalence checking with Yosys☆46Updated last week
- Memory consistency model checking and test generation library.☆15Updated 8 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆23Updated last year
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆23Updated last year
- ILA Model Database☆23Updated 5 years ago