comsec-group / encarsiaLinks
☆27Updated 10 months ago
Alternatives and similar repositories for encarsia
Users that are interested in encarsia are comparing it to the libraries listed below
Sorting:
- Code repository for Coppelia tool☆23Updated 5 years ago
- ☆20Updated last year
- A Modular Open-Source Hardware Fuzzing Framework☆36Updated 4 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆112Updated 3 years ago
- Testing processors with Random Instruction Generation☆52Updated 2 weeks ago
- A fork of Yosys that integrates the CellIFT pass☆13Updated 6 months ago
- The SoC used for the beta phase of Hack@DAC 2018.☆18Updated 5 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Updated 7 months ago
- ☆19Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆60Updated 3 weeks ago
- Project Repo for the Simulator Independent Coverage Research☆21Updated 2 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆27Updated 2 years ago
- ☆17Updated 4 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Updated 2 years ago
- Hardware Formal Verification Tool☆86Updated this week
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Updated 3 weeks ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆119Updated 2 months ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Updated 7 months ago
- RTLCheck☆24Updated 7 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Updated 8 months ago
- ☆13Updated last year
- All the tools you need to reproduce the CellIFT paper experiments☆23Updated 11 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆35Updated last week
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆22Updated last year
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆101Updated this week
- ☆13Updated 9 months ago
- Proof of concepts for speculative attacks using the BOOM core (https://github.com/riscv-boom/riscv-boom)☆68Updated 6 years ago
- Memory consistency model checking and test generation library.☆16Updated 9 years ago
- Fuzzing for SpinalHDL☆17Updated 3 years ago