β36Mar 31, 2025Updated last year
Alternatives and similar repositories for encarsia
Users that are interested in encarsia are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Microarchitectural control flow integrity (πCFI) verification checks whether there exists a control or data flow from instruction's opeβ¦β16Jul 2, 2026Updated 3 months ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulationβ52Apr 22, 2025Updated last year
- Fuzz everything! Now let's fuzz chip!β46Jun 5, 2026Updated 4 months ago
- β16Oct 12, 2026Updated 3 weeks ago
- Project Repo for the Simulator Independent Coverage Researchβ21Feb 28, 2023Updated 3 years ago
- End-to-end encrypted email - Proton Mail β’ AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- All the tools you need to reproduce the CellIFT paper experimentsβ23Feb 11, 2025Updated last year
- β17Jun 12, 2024Updated 2 years ago
- β23Mar 12, 2026Updated 7 months ago
- β13Oct 25, 2026Updated last week
- Fuzzing General-Purpose Hardware Designs with Software Fuzzersβ28Mar 8, 2026Updated 7 months ago
- A microcode-feedback-enhaced post-silicon x86 CPU fuzzerβ18May 15, 2026Updated 5 months ago
- β26Mar 1, 2023Updated 3 years ago
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown β¦β15Jan 17, 2025Updated last year
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)β23Dec 5, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform β’ AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- β12Updated this week
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.β22Oct 10, 2026Updated 3 weeks ago
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)β144Aug 30, 2024Updated 2 years ago
- β17Mar 23, 2026Updated 7 months ago
- β101May 27, 2024Updated 2 years ago
- Iodine: Verifying Constant-Time Execution of Hardwareβ18Mar 29, 2021Updated 5 years ago
- RTLCheckβ26Oct 9, 2018Updated 8 years ago
- Code repository for Coppelia toolβ22Nov 12, 2020Updated 5 years ago
- β15Dec 6, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean β’ AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Testing processors with Random Instruction Generationβ63Oct 5, 2026Updated 3 weeks ago
- Artifact Evaluation of "GhostCache: Timer- and Counter-Free Cache Attacks Exploiting Weak Coherence on RISC-V and ARM Chips" (CCS 2025)β25Jul 19, 2025Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verificationβ45Apr 3, 2025Updated last year
- β40Updated this week
- Translate Chisel hardware design code to Scala simulation code.β15May 15, 2025Updated last year
- RTL-to-GDS: syn -> sta -> pnr -> gdsβ15Sep 1, 2026Updated 2 months ago
- This upload contains the artifacts for the paper "SLAP: Data Speculation Attacks via Load Address Prediction on Apple Silicon", to appearβ¦β27Jan 26, 2025Updated last year
- β17Jul 1, 2025Updated last year
- A fork of Yosys that integrates the CellIFT passβ14Sep 12, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI β’ AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assemblyβ17Jun 7, 2021Updated 5 years ago
- Verilog ASTβ19Dec 2, 2023Updated 2 years ago
- Bα΄α΄Κ2MLIR: A Format and Toolchain for Hardware Verificationβ20Jul 8, 2026Updated 3 months ago
- Modern co-simulation framework for RISC-V CPUsβ191Updated this week
- A collection of datapath circuit design and verification benchmarksβ19Aug 24, 2026Updated 2 months ago
- β18Jul 12, 2024Updated 2 years ago
- SystemVerilog design elaborator into word-level netlist formβ253Updated this week