Modeling Architectural Platform
☆227Aug 7, 2026Updated this week
Alternatives and similar repositories for map
Users that are interested in map are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆221May 29, 2026Updated 2 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆391Jul 31, 2026Updated last week
- SystemC/TLM-2.0 Co-simulation framework☆302Jun 26, 2026Updated last month
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Updated this week
- A modeling library with virtual components for SystemC and TLM simulators☆196Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- RISC-V SystemC-TLM simulator☆358Feb 20, 2026Updated 5 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Apr 13, 2026Updated 3 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆265Oct 6, 2022Updated 3 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆17Mar 25, 2025Updated last year
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆553Updated this week
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated 2 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆138Updated this week
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The University of Bristol HPC Simulation Engine☆109Jun 17, 2026Updated last month
- Instruction Set Generator initially contributed by Futurewei☆312Oct 17, 2023Updated 2 years ago
- BookSim 2.0☆450Jun 24, 2024Updated 2 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆501Aug 3, 2024Updated 2 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆27Mar 8, 2026Updated 5 months ago
- The official repository for the gem5 computer-system architecture simulator.☆2,746Updated this week
- Criticality-aware Framework for Modeling Computer Performance☆34Dec 15, 2024Updated last year
- CPU micro benchmarks☆85Updated this week
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆617Aug 4, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- high-performance RTL simulator☆195Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Jul 31, 2026Updated last week
- ☆83Oct 29, 2024Updated last year
- ☆203Dec 14, 2023Updated 2 years ago
- SystemC Reference Implementation☆685Jul 15, 2026Updated 3 weeks ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆167May 1, 2022Updated 4 years ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆740Jul 28, 2026Updated last week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆313Jul 29, 2026Updated last week
- Extremely Simple Microbenchmarks☆45May 23, 2018Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Tutorial Material from the SST Team☆27Aug 5, 2025Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆233Nov 7, 2025Updated 9 months ago
- A flexible, high-performance, user-friendly computer architecture simulator engine☆117Updated this week
- Spike, a RISC-V ISA Simulator☆3,189Updated this week
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆35Feb 20, 2024Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆824Jul 13, 2026Updated 3 weeks ago
- ☆91Aug 26, 2025Updated 11 months ago