Modeling Architectural Platform
☆232Oct 22, 2026Updated last week
Alternatives and similar repositories for map
Users that are interested in map are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆225Oct 20, 2026Updated last week
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆407Oct 23, 2026Updated last week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Oct 21, 2026Updated last week
- SystemC/TLM-2.0 Co-simulation framework☆311Jun 26, 2026Updated 4 months ago
- A modeling library with virtual components for SystemC and TLM simulators☆206Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆140Updated this week
- RISC-V SystemC-TLM simulator☆362Feb 20, 2026Updated 8 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆265Oct 6, 2022Updated 4 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- BookSim 2.0☆484Jun 24, 2024Updated 2 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆523Aug 3, 2024Updated 2 years ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆775Updated this week
- Browser-based instruction pipeline visualizer for Onikiri2-Kanata and gem5 O3PipeView traces. Run it online or download a self-contained …☆586Updated this week
- Extremely Simple Microbenchmarks☆46May 23, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆170May 1, 2022Updated 4 years ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆320Sep 25, 2026Updated last month
- The official repository for the gem5 computer-system architecture simulator.☆2,899Updated this week
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆697Oct 9, 2026Updated 3 weeks ago
- The University of Bristol HPC Simulation Engine☆112Jun 17, 2026Updated 4 months ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆155Aug 14, 2026Updated 2 months ago
- SystemC Reference Implementation☆698Sep 8, 2026Updated last month
- CPU micro benchmarks☆89Updated this week
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆17Aug 30, 2026Updated 2 months ago
- Tutorial Material from the SST Team☆27Aug 5, 2025Updated last year
- Qbox☆110Updated this week
- A flexible, high-performance, user-friendly computer architecture simulator engine☆123Updated this week
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆55Oct 16, 2026Updated 2 weeks ago
- QEMU libsystemctlm-soc co-simulation demos.☆175Jun 25, 2026Updated 4 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆91Apr 13, 2026Updated 6 months ago
- Championship Branch Prediction 2025☆77May 19, 2025Updated last year
- Instruction Set Generator initially contributed by Futurewei☆322Oct 17, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Spike, a RISC-V ISA Simulator☆3,268Updated this week
- Repository for compilation and cycle-accurate simulator for scale-out systolic arrays☆16Jan 4, 2023Updated 3 years ago
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated 4 months ago
- Criticality-aware Framework for Modeling Computer Performance☆35Dec 15, 2024Updated last year
- Network on Chip Simulator☆340Jun 9, 2026Updated 4 months ago
- A Linux-capable RISC-V multicore for and by the world☆839Oct 14, 2026Updated 2 weeks ago
- gem5 repository to study chiplet-based systems☆92Apr 18, 2019Updated 7 years ago