Modeling Architectural Platform
☆227Aug 29, 2026Updated this week
Alternatives and similar repositories for map
Users that are interested in map are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆221May 29, 2026Updated 3 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆398Aug 19, 2026Updated last week
- SystemC/TLM-2.0 Co-simulation framework☆304Jun 26, 2026Updated 2 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Aug 18, 2026Updated last week
- A modeling library with virtual components for SystemC and TLM simulators☆202Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- RISC-V SystemC-TLM simulator☆360Feb 20, 2026Updated 6 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆91Apr 13, 2026Updated 4 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆264Oct 6, 2022Updated 3 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆17Mar 25, 2025Updated last year
- Browser-based instruction pipeline visualizer for Onikiri2-Kanata and gem5 O3PipeView traces. Run it online or download a self-contained …☆564Updated this week
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated 2 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆139Updated this week
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The University of Bristol HPC Simulation Engine☆109Jun 17, 2026Updated 2 months ago
- Instruction Set Generator initially contributed by Futurewei☆313Oct 17, 2023Updated 2 years ago
- BookSim 2.0☆453Jun 24, 2024Updated 2 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆506Aug 3, 2024Updated 2 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆27Mar 8, 2026Updated 5 months ago
- The official repository for the gem5 computer-system architecture simulator.☆2,775Updated this week
- Criticality-aware Framework for Modeling Computer Performance☆34Dec 15, 2024Updated last year
- CPU micro benchmarks☆85Aug 14, 2026Updated 2 weeks ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆628Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- high-performance RTL simulator☆195Aug 4, 2026Updated 3 weeks ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆154Aug 14, 2026Updated 2 weeks ago
- ☆83Oct 29, 2024Updated last year
- ☆203Dec 14, 2023Updated 2 years ago
- SystemC Reference Implementation☆688Updated this week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆168May 1, 2022Updated 4 years ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆744Jul 28, 2026Updated last month
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆317Aug 13, 2026Updated 2 weeks ago
- Extremely Simple Microbenchmarks☆45May 23, 2018Updated 8 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Tutorial Material from the SST Team☆27Aug 5, 2025Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆233Nov 7, 2025Updated 9 months ago
- A flexible, high-performance, user-friendly computer architecture simulator engine☆118Updated this week
- Spike, a RISC-V ISA Simulator☆3,209Updated this week
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆35Feb 20, 2024Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆827Jul 13, 2026Updated last month
- ☆91Aug 26, 2025Updated last year