sparcians / mapLinks
Modeling Architectural Platform
☆193Updated last week
Alternatives and similar repositories for map
Users that are interested in map are comparing it to the libraries listed below
Sorting:
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆177Updated 3 weeks ago
- A Chisel RTL generator for network-on-chip interconnects☆202Updated last month
- RiVEC Bencmark Suite☆117Updated 6 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆280Updated last month
- RISC-V Torture Test☆196Updated 11 months ago
- ☆179Updated last year
- Instruction Set Generator initially contributed by Futurewei☆288Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆435Updated this week
- Unit tests generator for RVV 1.0☆88Updated last month
- SystemC/TLM-2.0 Co-simulation framework☆247Updated last month
- RISC-V SystemC-TLM simulator☆311Updated 6 months ago
- A modeling library with virtual components for SystemC and TLM simulators☆155Updated this week
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 7 months ago
- Vector Acceleration IP core for RISC-V*☆179Updated last month
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- ☆86Updated this week
- Verilog Configurable Cache☆178Updated 6 months ago
- ☆163Updated last month
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆274Updated 2 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆105Updated this week
- A dynamic verification library for Chisel.☆151Updated 7 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 10 months ago
- A Fast, Low-Overhead On-chip Network☆211Updated last week
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 4 months ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆52Updated 4 years ago
- Vector processor for RISC-V vector ISA☆121Updated 4 years ago
- RISC-V Virtual Prototype☆170Updated 6 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆203Updated 2 weeks ago
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago