Modeling Architectural Platform
☆223May 15, 2026Updated this week
Alternatives and similar repositories for map
Users that are interested in map are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆216May 13, 2026Updated last week
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆364May 8, 2026Updated last week
- SystemC/TLM-2.0 Co-simulation framework☆288May 21, 2025Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆65Updated this week
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆26Mar 8, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A modeling library with virtual components for SystemC and TLM simulators☆190Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆241Nov 20, 2024Updated last year
- RISC-V SystemC-TLM simulator☆351Feb 20, 2026Updated 3 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Apr 13, 2026Updated last month
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆16Mar 25, 2025Updated last year
- An open-source Simulation Trace Format specification☆16Nov 12, 2025Updated 6 months ago
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆532Apr 8, 2024Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆55Apr 19, 2026Updated last month
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆259Oct 6, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆149Apr 19, 2026Updated last month
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- The University of Bristol HPC Simulation Engine☆109Aug 30, 2025Updated 8 months ago
- Instruction Set Generator initially contributed by Futurewei☆309Oct 17, 2023Updated 2 years ago
- BookSim 2.0☆424Jun 24, 2024Updated last year
- high-performance RTL simulator☆193Jun 19, 2024Updated last year
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆473Aug 3, 2024Updated last year
- The official repository for the gem5 computer-system architecture simulator.☆2,604Updated this week
- Criticality-aware Framework for Modeling Computer Performance☆34Dec 15, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆82Oct 29, 2024Updated last year
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆135Updated this week
- SystemC Reference Implementation☆659May 6, 2026Updated 2 weeks ago
- ☆200Dec 14, 2023Updated 2 years ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆717May 2, 2026Updated 2 weeks ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆165May 1, 2022Updated 4 years ago
- Extremely Simple Microbenchmarks☆42May 23, 2018Updated 7 years ago
- A Chisel RTL generator for network-on-chip interconnects☆231Nov 7, 2025Updated 6 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆26Nov 26, 2025Updated 5 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Spike, a RISC-V ISA Simulator☆3,105Updated this week
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- ☆91Aug 26, 2025Updated 8 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆304Updated this week
- Qbox☆90Updated this week
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated 2 years ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆27Nov 1, 2025Updated 6 months ago