Modeling Architectural Platform
☆226Jun 24, 2026Updated this week
Alternatives and similar repositories for map
Users that are interested in map are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆217May 29, 2026Updated last month
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆376Jun 16, 2026Updated 2 weeks ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Jun 23, 2026Updated last week
- SystemC/TLM-2.0 Co-simulation framework☆298Updated this week
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆27Mar 8, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A modeling library with virtual components for SystemC and TLM simulators☆191Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆242Nov 20, 2024Updated last year
- RISC-V SystemC-TLM simulator☆354Feb 20, 2026Updated 4 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Apr 13, 2026Updated 2 months ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆17Mar 25, 2025Updated last year
- An open-source Simulation Trace Format specification☆17Jun 4, 2026Updated 3 weeks ago
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆542Apr 8, 2024Updated 2 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆57May 26, 2026Updated last month
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆262Oct 6, 2022Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆152Jun 11, 2026Updated 2 weeks ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- The University of Bristol HPC Simulation Engine☆109Jun 17, 2026Updated last week
- Instruction Set Generator initially contributed by Futurewei☆309Oct 17, 2023Updated 2 years ago
- BookSim 2.0☆434Jun 24, 2024Updated 2 years ago
- high-performance RTL simulator☆194Jun 19, 2024Updated 2 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆487Aug 3, 2024Updated last year
- The official repository for the gem5 computer-system architecture simulator.☆2,674Updated this week
- Criticality-aware Framework for Modeling Computer Performance☆34Dec 15, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆82Oct 29, 2024Updated last year
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆136Updated this week
- SystemC Reference Implementation☆670Jun 2, 2026Updated 3 weeks ago
- ☆201Dec 14, 2023Updated 2 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆166May 1, 2022Updated 4 years ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆731Jun 4, 2026Updated 3 weeks ago
- Extremely Simple Microbenchmarks☆44May 23, 2018Updated 8 years ago
- A Chisel RTL generator for network-on-chip interconnects☆231Nov 7, 2025Updated 7 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆27Nov 26, 2025Updated 7 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Spike, a RISC-V ISA Simulator☆3,154Updated this week
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Feb 20, 2024Updated 2 years ago
- ☆91Aug 26, 2025Updated 10 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆310Jun 19, 2026Updated last week
- Qbox☆94Jun 19, 2026Updated last week
- CV32E40X Design-Verification environment☆16Jun 2, 2026Updated 3 weeks ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆33Nov 1, 2025Updated 7 months ago