Modeling Architectural Platform
☆221Mar 10, 2026Updated last week
Alternatives and similar repositories for map
Users that are interested in map are comparing it to the libraries listed below
Sorting:
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆213Feb 8, 2026Updated last month
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆344Mar 9, 2026Updated last week
- SystemC/TLM-2.0 Co-simulation framework☆273May 21, 2025Updated 10 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Mar 13, 2026Updated last week
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Mar 8, 2026Updated last week
- A modeling library with virtual components for SystemC and TLM simulators☆181Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- RISC-V SystemC-TLM simulator☆344Feb 20, 2026Updated last month
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆89Oct 8, 2024Updated last year
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆16Mar 25, 2025Updated 11 months ago
- An open-source Simulation Trace Format specification☆15Nov 12, 2025Updated 4 months ago
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆522Apr 8, 2024Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆49Feb 11, 2026Updated last month
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆257Oct 6, 2022Updated 3 years ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆145Jan 27, 2026Updated last month
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- The University of Bristol HPC Simulation Engine☆106Aug 30, 2025Updated 6 months ago
- Instruction Set Generator initially contributed by Futurewei☆307Oct 17, 2023Updated 2 years ago
- BookSim 2.0☆410Jun 24, 2024Updated last year
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆455Aug 3, 2024Updated last year
- The official repository for the gem5 computer-system architecture simulator.☆2,514Mar 13, 2026Updated last week
- Criticality-aware Framework for Modeling Computer Performance☆33Dec 15, 2024Updated last year
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆132Mar 14, 2026Updated last week
- ☆81Oct 29, 2024Updated last year
- SystemC Reference Implementation☆649Dec 2, 2025Updated 3 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 10 months ago
- ☆197Dec 14, 2023Updated 2 years ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆679Mar 9, 2026Updated last week
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆165May 1, 2022Updated 3 years ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 4 months ago
- Extremely Simple Microbenchmarks☆41May 23, 2018Updated 7 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 3 months ago
- Spike, a RISC-V ISA Simulator☆3,045Updated this week
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆300Feb 17, 2026Updated last month
- ☆89Aug 26, 2025Updated 6 months ago
- Qbox☆84Mar 13, 2026Updated last week
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year