sparcians / mapLinks
Modeling Architectural Platform
☆211Updated this week
Alternatives and similar repositories for map
Users that are interested in map are comparing it to the libraries listed below
Sorting:
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆189Updated last week
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆309Updated last month
- RiVEC Bencmark Suite☆122Updated 10 months ago
- Unit tests generator for RVV 1.0☆92Updated last month
- SystemC/TLM-2.0 Co-simulation framework☆256Updated 5 months ago
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago
- ☆190Updated last year
- ☆106Updated this week
- CVA6 SDK containing RISC-V tools and Buildroot☆74Updated last week
- A modeling library with virtual components for SystemC and TLM simulators☆169Updated this week
- RISC-V SystemC-TLM simulator☆327Updated 10 months ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆284Updated 2 weeks ago
- RISC-V Torture Test☆200Updated last year
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- RISC-V Virtual Prototype☆179Updated 10 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Comment on the rocket-chip source code☆179Updated 7 years ago
- Repository containing the guide and code for booting RISC-V full system linux using gem5.☆55Updated 4 years ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆153Updated 8 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆121Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆466Updated 2 months ago
- Vector Acceleration IP core for RISC-V*☆184Updated 5 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- ☆192Updated last week
- A dynamic verification library for Chisel.☆156Updated 11 months ago