bucaps / marss-riscv
TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
☆150Updated 2 years ago
Alternatives and similar repositories for marss-riscv:
Users that are interested in marss-riscv are comparing it to the libraries listed below
- RISC-V RV64GC emulator designed for RTL co-simulation☆223Updated 4 months ago
- RISC-V Torture Test☆186Updated 8 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆155Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆170Updated 8 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆249Updated 2 weeks ago
- Instruction Set Generator initially contributed by Futurewei☆274Updated last year
- RISC-V IOMMU Specification☆110Updated last week
- ☆150Updated last year
- ☆169Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆225Updated 4 months ago
- Modeling Architectural Platform☆180Updated last week
- ☆85Updated 2 years ago
- Chisel Learning Journey☆108Updated last year
- ☆279Updated 2 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆247Updated 4 months ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆156Updated this week
- Working draft of the proposed RISC-V Bitmanipulation extension☆209Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆88Updated this week
- RiVEC Bencmark Suite☆113Updated 3 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆158Updated 2 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆206Updated last week
- RISC-V Virtual Prototype☆160Updated 3 months ago
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆151Updated 4 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆150Updated last year
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆220Updated last year
- ☆61Updated 4 years ago
- RISC-V architecture concurrency model litmus tests☆74Updated last year
- RISC-V CPU Core☆317Updated 9 months ago
- Wrapper for Rocket-Chip on FPGAs☆129Updated 2 years ago
- RISC-V Formal Verification Framework☆129Updated 2 weeks ago