TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
☆167May 1, 2022Updated 4 years ago
Alternatives and similar repositories for marss-riscv
Users that are interested in marss-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Aug 10, 2026Updated last week
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆54Apr 11, 2020Updated 6 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆236Aug 25, 2020Updated 5 years ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆221May 29, 2026Updated 2 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆502Aug 3, 2024Updated 2 years ago
- RISC-V SystemC-TLM simulator☆360Feb 20, 2026Updated 5 months ago
- RISC-V SST CPU Component☆24Apr 15, 2026Updated 4 months ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆995Nov 15, 2024Updated last year
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆139Updated this week
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆17Mar 25, 2025Updated last year
- A simple utility for doing RISC-V HPM perf monitoring.☆18May 8, 2017Updated 9 years ago
- Modeling Architectural Platform☆227Updated this week
- SystemVerilog Functional Coverage for RISC-V ISA☆36Dec 11, 2025Updated 8 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Open-source non-blocking L2 cache☆65Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,192Updated this week
- Sail RISC-V model☆748Updated this week
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆770Updated this week
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆112Sep 18, 2021Updated 4 years ago
- 32-bit Superscalar RISC-V CPU☆1,290Sep 18, 2021Updated 4 years ago
- A heterogeneous architecture timing model simulator.☆185Mar 22, 2026Updated 4 months ago
- ☆29Oct 20, 2019Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V CPU Core☆443Jun 24, 2025Updated last year
- SystemC/TLM-2.0 Co-simulation framework☆303Jun 26, 2026Updated last month
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆383Oct 19, 2023Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,344Apr 3, 2026Updated 4 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- ☆203Dec 14, 2023Updated 2 years ago
- RISC-V Virtual Prototype☆192Jul 21, 2026Updated 3 weeks ago
- VeeR EH1 core☆960Jul 16, 2026Updated last month
- Public release☆59Sep 3, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,067Updated this week
- educational microarchitectures for risc-v isa☆753Sep 1, 2025Updated 11 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆262Updated this week
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- AIA IP compliant with the RISC-V AIA spec☆47Jan 27, 2025Updated last year
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Mar 13, 2024Updated 2 years ago