TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
☆162May 1, 2022Updated 3 years ago
Alternatives and similar repositories for marss-riscv
Users that are interested in marss-riscv are comparing it to the libraries listed below
Sorting:
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Feb 26, 2026Updated last week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆226Aug 25, 2020Updated 5 years ago
- RISC-V SystemC-TLM simulator☆340Feb 20, 2026Updated 2 weeks ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆211Feb 8, 2026Updated 3 weeks ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆54Apr 11, 2020Updated 5 years ago
- A simple utility for doing RISC-V HPM perf monitoring.☆18May 8, 2017Updated 8 years ago
- TinyEMU (previously known as RISCVEMU) is a small emulator emulating 128 bit RISC-V and x86 machines, written by Fabrice Bellard☆15Nov 15, 2018Updated 7 years ago
- RISC-V SST CPU Component☆24Jan 23, 2026Updated last month
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- Sail RISC-V model☆672Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,152Feb 21, 2026Updated last week
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆376Oct 19, 2023Updated 2 years ago
- 32-bit Superscalar RISC-V CPU☆1,183Sep 18, 2021Updated 4 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆131Feb 25, 2026Updated last week
- Modeling Architectural Platform☆221Feb 26, 2026Updated last week
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆15Mar 25, 2025Updated 11 months ago
- Tweaks to Fabrice Bellard's TinyEMU☆147Oct 14, 2023Updated 2 years ago
- ☆652Updated this week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- Open-source non-blocking L2 cache☆54Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆235Jan 14, 2026Updated last month
- An Open-Source Design and Verification Environment for RISC-V☆87Apr 21, 2021Updated 4 years ago
- ☆196Dec 14, 2023Updated 2 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Jan 15, 2024Updated 2 years ago
- Simple 3-stage pipeline RISC-V processor☆146Feb 24, 2026Updated last week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- RISC-V CPU Core☆411Jun 24, 2025Updated 8 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 2 months ago
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- SystemC/TLM-2.0 Co-simulation framework☆270May 21, 2025Updated 9 months ago
- Random instruction generator for RISC-V processor verification☆1,257Oct 1, 2025Updated 5 months ago
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆451Aug 3, 2024Updated last year