TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
☆165May 1, 2022Updated 3 years ago
Alternatives and similar repositories for marss-riscv
Users that are interested in marss-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated last month
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆64Mar 13, 2026Updated last month
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆54Apr 11, 2020Updated 6 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆231Aug 25, 2020Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆214Apr 8, 2026Updated last week
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆461Aug 3, 2024Updated last year
- RISC-V SystemC-TLM simulator☆347Feb 20, 2026Updated last month
- RISC-V SST CPU Component☆24Jan 23, 2026Updated 2 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆132Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆976Nov 15, 2024Updated last year
- Modeling Architectural Platform☆222Updated this week
- A simple utility for doing RISC-V HPM perf monitoring.☆18May 8, 2017Updated 8 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆16Mar 25, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SystemVerilog Functional Coverage for RISC-V ISA☆34Dec 11, 2025Updated 4 months ago
- Open-source non-blocking L2 cache☆57Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,162Feb 21, 2026Updated last month
- Sail RISC-V model☆691Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆243Jan 14, 2026Updated 3 months ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆670Updated this week
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆111Sep 18, 2021Updated 4 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- 32-bit Superscalar RISC-V CPU☆1,223Sep 18, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 9 months ago
- A heterogeneous architecture timing model simulator.☆175Mar 22, 2026Updated 3 weeks ago
- RISC-V CPU Core☆420Jun 24, 2025Updated 9 months ago
- ☆139Updated this week
- SystemC/TLM-2.0 Co-simulation framework☆278May 21, 2025Updated 10 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆379Oct 19, 2023Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,281Apr 3, 2026Updated last week
- Simple RISC-V 3-stage Pipeline in Chisel☆605Aug 9, 2024Updated last year
- RISC-V Virtual Prototype☆186Dec 13, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- VeeR EH1 core☆935May 29, 2023Updated 2 years ago
- ☆200Dec 14, 2023Updated 2 years ago
- Public release☆58Sep 3, 2019Updated 6 years ago
- ☆39Oct 21, 2025Updated 5 months ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- educational microarchitectures for risc-v isa☆744Sep 1, 2025Updated 7 months ago