chipsalliance / aib-phy-hardware
Advanced Interface Bus (AIB) die-to-die hardware open source
☆133Updated 5 months ago
Alternatives and similar repositories for aib-phy-hardware:
Users that are interested in aib-phy-hardware are comparing it to the libraries listed below
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆264Updated this week
- Network on Chip Implementation written in SytemVerilog☆168Updated 2 years ago
- VeeR EL2 Core☆265Updated this week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆162Updated 3 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆245Updated 2 weeks ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 4 months ago
- A Chisel RTL generator for network-on-chip interconnects☆183Updated 3 months ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆126Updated last year
- ☆67Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆178Updated this week
- Fabric generator and CAD tools☆162Updated this week
- A dynamic verification library for Chisel.☆146Updated 3 months ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 3 weeks ago
- Ariane is a 6-stage RISC-V CPU☆131Updated 5 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆142Updated 8 months ago
- Build Customized FPGA Implementations for Vivado☆303Updated last week
- Generic Register Interface (contains various adapters)☆109Updated 5 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆133Updated this week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆162Updated 4 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆123Updated this week
- Instruction Set Generator initially contributed by Futurewei☆272Updated last year
- Basic RISC-V Test SoC☆112Updated 5 years ago
- A complete open-source design-for-testing (DFT) Solution☆145Updated 4 months ago
- ☆226Updated 2 years ago
- Mathematical Functions in Verilog☆88Updated 3 years ago
- RISC-V Torture Test☆182Updated 7 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆154Updated 4 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆247Updated last week
- Home of the Advanced Interface Bus (AIB) specification.☆50Updated 2 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆198Updated 4 months ago