chipsalliance / aib-phy-hardware
Advanced Interface Bus (AIB) die-to-die hardware open source
☆133Updated 5 months ago
Alternatives and similar repositories for aib-phy-hardware:
Users that are interested in aib-phy-hardware are comparing it to the libraries listed below
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆265Updated this week
- ☆67Updated 2 years ago
- VeeR EL2 Core☆266Updated this week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆163Updated 3 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆164Updated 5 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆246Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆143Updated 9 months ago
- Network on Chip Implementation written in SytemVerilog☆169Updated 2 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 4 months ago
- Verilog Configurable Cache☆172Updated 3 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆135Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆184Updated this week
- A Fast, Low-Overhead On-chip Network☆181Updated 2 weeks ago
- Generic Register Interface (contains various adapters)☆110Updated 5 months ago
- Basic RISC-V Test SoC☆115Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆247Updated 2 weeks ago
- Home of the Advanced Interface Bus (AIB) specification.☆50Updated 2 years ago
- Fabric generator and CAD tools☆162Updated 2 weeks ago
- A complete open-source design-for-testing (DFT) Solution☆145Updated 4 months ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆127Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆134Updated 2 weeks ago
- Logic synthesis and ABC based optimization☆49Updated this week
- SystemC/TLM-2.0 Co-simulation framework☆236Updated 4 months ago
- ☆78Updated 2 months ago
- Build Customized FPGA Implementations for Vivado☆305Updated 2 weeks ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆150Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆234Updated 10 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆169Updated 7 months ago