Advanced Interface Bus (AIB) die-to-die hardware open source
☆149Sep 23, 2024Updated last year
Alternatives and similar repositories for aib-phy-hardware
Users that are interested in aib-phy-hardware are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Home of the Advanced Interface Bus (AIB) specification.☆62Aug 30, 2022Updated 3 years ago
- ☆69Jan 7, 2023Updated 3 years ago
- ☆32Feb 20, 2024Updated 2 years ago
- AIB Generator: Analog hardware compiler for AIB PHY☆40Aug 22, 2020Updated 5 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆30Jan 25, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆48Jun 1, 2021Updated 5 years ago
- OmniXtend cache coherence protocol☆84Jun 10, 2025Updated last year
- An open-source UCIe implementation☆124Jul 14, 2026Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆302Jul 27, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,651Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆677Jul 7, 2026Updated last month
- pulp_soc is the core building component of PULP based SoCs☆85Jul 17, 2026Updated 3 weeks ago
- ☆27Aug 2, 2021Updated 5 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆87Jul 25, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆25Aug 9, 2022Updated 4 years ago
- BookSim 2.0☆450Jun 24, 2024Updated 2 years ago
- ☆14Jul 16, 2026Updated 3 weeks ago
- Small footprint and configurable DRAM core☆532Updated this week
- Demo SoC for SiliconCompiler.☆64Jul 2, 2026Updated last month
- Verilog Configurable Cache☆196Jun 10, 2026Updated 2 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆155Mar 19, 2018Updated 8 years ago
- VeeR EH1 core☆960Jul 16, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 4 months ago
- OpenSoC Fabric - A Network-On-Chip Generator☆178Jun 18, 2020Updated 6 years ago
- Wishbone SATA Controller☆28Jul 9, 2026Updated last month
- FPU Generator☆20Jul 16, 2026Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆824Jul 13, 2026Updated 3 weeks ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆65Mar 29, 2026Updated 4 months ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,004Jul 28, 2026Updated last week
- ☆16May 6, 2026Updated 3 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Small footprint and configurable PCIe core☆717Updated this week
- Papers, Posters, Presentations, Documentation...☆20Jan 9, 2024Updated 2 years ago
- An open-source static random access memory (SRAM) compiler.☆1,113Jul 18, 2026Updated 3 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆992Nov 15, 2024Updated last year
- An open-source UCIe implementation developed at UC Berkeley.☆20Jul 8, 2024Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆139Jul 22, 2021Updated 5 years ago
- Generic Register Interface (contains various adapters)☆141Updated this week