Advanced Interface Bus (AIB) die-to-die hardware open source
☆148Sep 23, 2024Updated last year
Alternatives and similar repositories for aib-phy-hardware
Users that are interested in aib-phy-hardware are comparing it to the libraries listed below
Sorting:
- Home of the Advanced Interface Bus (AIB) specification.☆58Aug 30, 2022Updated 3 years ago
- ☆68Jan 7, 2023Updated 3 years ago
- ☆29Feb 20, 2024Updated 2 years ago
- AIB Generator: Analog hardware compiler for AIB PHY☆39Aug 22, 2020Updated 5 years ago
- ☆44Jun 1, 2021Updated 4 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆30Jan 25, 2024Updated 2 years ago
- OmniXtend cache coherence protocol☆82Jun 10, 2025Updated 9 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆281Feb 20, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- ☆13Jul 28, 2022Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆653Jan 19, 2026Updated 2 months ago
- pulp_soc is the core building component of PULP based SoCs☆83Mar 10, 2025Updated last year
- An open-source UCIe implementation☆88Updated this week
- ☆27Aug 2, 2021Updated 4 years ago
- ☆25Aug 9, 2022Updated 3 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- BookSim 2.0☆410Jun 24, 2024Updated last year
- Small footprint and configurable DRAM core☆479Mar 13, 2026Updated last week
- ☆14Feb 24, 2025Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 2 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- Demo SoC for SiliconCompiler.☆62Mar 2, 2026Updated 2 weeks ago
- VeeR EH1 core☆930May 29, 2023Updated 2 years ago
- Verilog Configurable Cache☆193Mar 9, 2026Updated last week
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆147Mar 19, 2018Updated 8 years ago
- Xilinx IP repository☆13May 5, 2018Updated 7 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- OpenSoC Fabric - A Network-On-Chip Generator☆176Jun 18, 2020Updated 5 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆75Jul 25, 2025Updated 7 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- Small footprint and configurable PCIe core☆670Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,021Mar 12, 2026Updated last week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆970Nov 15, 2024Updated last year
- A Fast, Low-Overhead On-chip Network☆272Updated this week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆124Jul 22, 2021Updated 4 years ago
- Common SystemVerilog components☆728Updated this week
- Generic Register Interface (contains various adapters)☆138Feb 24, 2026Updated 3 weeks ago