Advanced Interface Bus (AIB) die-to-die hardware open source
☆150Sep 23, 2024Updated last year
Alternatives and similar repositories for aib-phy-hardware
Users that are interested in aib-phy-hardware are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆69Jan 7, 2023Updated 3 years ago
- Home of the Advanced Interface Bus (AIB) specification.☆61Aug 30, 2022Updated 3 years ago
- ☆31Feb 20, 2024Updated 2 years ago
- AIB Generator: Analog hardware compiler for AIB PHY☆39Aug 22, 2020Updated 5 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆30Jan 25, 2024Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆48Jun 1, 2021Updated 5 years ago
- OmniXtend cache coherence protocol☆84Jun 10, 2025Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆299Jun 16, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Updated this week
- ☆15Jul 28, 2022Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆671Jun 16, 2026Updated 2 weeks ago
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- ☆27Aug 2, 2021Updated 4 years ago
- An open-source UCIe implementation☆117Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆25Aug 9, 2022Updated 3 years ago
- Wishbone SATA Controller☆26Jun 23, 2026Updated last week
- BookSim 2.0☆434Jun 24, 2024Updated 2 years ago
- ☆14Feb 24, 2025Updated last year
- Small footprint and configurable DRAM core☆520Jun 22, 2026Updated last week
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- Demo SoC for SiliconCompiler.☆64Updated this week
- Verilog Configurable Cache☆200Jun 10, 2026Updated 3 weeks ago
- VeeR EH1 core☆950May 29, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆149Mar 19, 2018Updated 8 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆37Apr 9, 2026Updated 2 months ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆178Jun 18, 2020Updated 6 years ago
- A Linux-capable RISC-V multicore for and by the world☆812Jun 5, 2026Updated 3 weeks ago
- Papers, Posters, Presentations, Documentation...☆20Jan 9, 2024Updated 2 years ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,933Jun 11, 2026Updated 2 weeks ago
- Small footprint and configurable PCIe core☆710Jun 22, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A toolchain for rapid design space exploration of chiplet architectures☆86Jul 25, 2025Updated 11 months ago
- An open-source static random access memory (SRAM) compiler.☆1,084Updated this week
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆985Nov 15, 2024Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆130Jul 22, 2021Updated 4 years ago
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last month
- Common SystemVerilog components☆762Updated this week
- Next generation CGRA generator☆119May 26, 2026Updated last month