chipsalliance / aib-phy-hardwareLinks
Advanced Interface Bus (AIB) die-to-die hardware open source
☆140Updated last year
Alternatives and similar repositories for aib-phy-hardware
Users that are interested in aib-phy-hardware are comparing it to the libraries listed below
Sorting:
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆294Updated last week
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 10 months ago
- ☆95Updated last month
- ☆245Updated 2 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆268Updated 2 weeks ago
- RISC-V Verification Interface☆107Updated 2 weeks ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated 2 weeks ago
- ☆67Updated 2 years ago
- Ariane is a 6-stage RISC-V CPU☆146Updated 5 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆172Updated 5 years ago
- VeeR EL2 Core☆297Updated this week
- An Open-Source Design and Verification Environment for RISC-V☆84Updated 4 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Generic Register Interface (contains various adapters)☆130Updated 2 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 9 months ago
- A dynamic verification library for Chisel.☆155Updated 11 months ago
- Verilog Configurable Cache☆184Updated 10 months ago
- RISC-V Virtual Prototype☆177Updated 9 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆112Updated 4 years ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆157Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆282Updated 3 weeks ago
- Code used in☆197Updated 8 years ago
- SystemC/TLM-2.0 Co-simulation framework☆257Updated 4 months ago
- Vector processor for RISC-V vector ISA☆128Updated 4 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆163Updated 5 years ago