☆24Aug 9, 2022Updated 3 years ago
Alternatives and similar repositories for chiplets-cost-model
Users that are interested in chiplets-cost-model are comparing it to the libraries listed below
Sorting:
- ☆15Oct 20, 2022Updated 3 years ago
- Causal and Experiment Analysis☆19Jun 24, 2022Updated 3 years ago
- ☆27Aug 2, 2021Updated 4 years ago
- ☆23Mar 6, 2024Updated last year
- Repo for all activity related to the ODSA Bunch of Wires Specification☆30Jan 25, 2024Updated 2 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- SRAM build space for SKY130 provided by SkyWater.☆25Oct 20, 2021Updated 4 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- Contains examples of how Open Health Stack components can be used together as the foundation for FHIR based digital health solutions☆56Dec 19, 2024Updated last year
- SKY130 ReRAM and examples (SkyWater Provided)☆44Apr 20, 2022Updated 3 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 5 years ago
- High Throughput Image Filters on FPGAs☆14Oct 17, 2017Updated 8 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 5 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- A neural branch predictor tested using CPU emulator, testing both supervised learning and reinforcement learning (for COS 583: Great Mome…☆15May 17, 2017Updated 8 years ago
- ☆21Jun 29, 2022Updated 3 years ago
- Security middleware to defend against SQL injection in Active Record.☆18Aug 4, 2025Updated 6 months ago
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- Library for structured fuzzing of ASN.1 DER/BER☆19Sep 6, 2022Updated 3 years ago
- A generic proxy server for applying access-control policies for a FHIR-store.☆95Feb 23, 2026Updated last week
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Jan 31, 2022Updated 4 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆51Jul 21, 2022Updated 3 years ago
- ☆21Dec 18, 2024Updated last year
- SiliconCompiler Design Gallery☆59Feb 5, 2026Updated 3 weeks ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Creating beautiful gem5 simulations☆49Mar 22, 2021Updated 4 years ago
- ☆25Jun 21, 2024Updated last year
- ☆26Oct 28, 2022Updated 3 years ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- ☆26Jul 27, 2017Updated 8 years ago
- ☆135Dec 22, 2025Updated 2 months ago
- Rust libraries for working with GPT (GUID Partition Table) disk data☆69Nov 3, 2025Updated 4 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- An example of how Entitlements can be configured☆60Dec 30, 2025Updated 2 months ago