google / chiplets-cost-model
☆22Updated 2 years ago
Alternatives and similar repositories for chiplets-cost-model:
Users that are interested in chiplets-cost-model are comparing it to the libraries listed below
- ☆24Updated 3 years ago
- SRAM build space for SKY130 provided by SkyWater.☆22Updated 3 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆16Updated 2 years ago
- ☆17Updated 7 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated last week
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 5 months ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated last year
- BAG (BAG AMS Generator) Primitives Library for SKY130☆16Updated last year
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆34Updated 4 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆36Updated 2 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Updated 2 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆20Updated last week
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆11Updated 5 years ago
- CGRA framework with vectorization support.☆21Updated this week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆42Updated last week
- ☆17Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆18Updated 8 months ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆17Updated 6 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 4 years ago
- SRAM build space for the GF180MCU provided by GlobalFoundries.☆10Updated 2 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 2 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆18Updated last year
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆29Updated this week
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆37Updated 4 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated 2 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆25Updated 4 years ago