☆25Aug 9, 2022Updated 4 years ago
Alternatives and similar repositories for chiplets-cost-model
Users that are interested in chiplets-cost-model are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆17Jun 24, 2024Updated 2 years ago
- ☆15Oct 20, 2022Updated 3 years ago
- Causal and Experiment Analysis☆19Jun 24, 2022Updated 4 years ago
- ☆23Mar 6, 2024Updated 2 years ago
- ☆11Jun 18, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆21Jun 29, 2022Updated 4 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆31Jan 25, 2024Updated 2 years ago
- Rust libraries for working with GPT (GUID Partition Table) disk data☆73Jul 20, 2026Updated last month
- ☆27Aug 2, 2021Updated 5 years ago
- SRAM build space for SKY130 provided by SkyWater.☆25Oct 20, 2021Updated 4 years ago
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 11 months ago
- Verilog-Based-NoC-Simulator☆12May 4, 2016Updated 10 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- ☆12Jun 3, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Demo SoC for SiliconCompiler.☆64Jul 2, 2026Updated last month
- A tool designed to compare energy and emission costs between computer chips☆13Dec 9, 2023Updated 2 years ago
- ☆12Mar 3, 2025Updated last year
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago
- ☆140Aug 13, 2026Updated 2 weeks ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 8 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43May 24, 2020Updated 6 years ago
- This is the Extra-Sand mod but HACKed.☆10Aug 2, 2020Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated 11 months ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆22May 16, 2023Updated 3 years ago
- ☆17Jul 31, 2024Updated 2 years ago
- High Throughput Image Filters on FPGAs☆13Oct 17, 2017Updated 8 years ago
- Harnessing FABRIC for Scalable Human Genome Sequence Analysis☆13May 9, 2026Updated 3 months ago
- My MEng thesis code - verifying a security property for an SoC with Rosette☆17Jun 9, 2021Updated 5 years ago
- An example of how Entitlements can be configured☆63Aug 13, 2026Updated 2 weeks ago
- my big project PA for the course Introduction To Computer System in Nanjing University, building an operating system based on qemu called…☆13Dec 17, 2019Updated 6 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆52Jan 31, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆37Apr 10, 2026Updated 4 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆149Sep 23, 2024Updated last year
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆53Jul 21, 2022Updated 4 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Jun 30, 2026Updated 2 months ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- Creating beautiful gem5 simulations☆49Mar 22, 2021Updated 5 years ago
- RISC-V IOMMU in verilog☆22Jun 18, 2022Updated 4 years ago