google / chiplets-cost-modelLinks
☆23Updated 3 years ago
Alternatives and similar repositories for chiplets-cost-model
Users that are interested in chiplets-cost-model are comparing it to the libraries listed below
Sorting:
- SRAM build space for SKY130 provided by SkyWater.☆22Updated 3 years ago
- ☆25Updated 4 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Updated 2 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆40Updated 3 years ago
- Wrapper for ETH Ariane Core☆22Updated 4 months ago
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- Wraps the NVDLA project for Chipyard integration☆21Updated 4 months ago
- ☆17Updated last year
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 3 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆26Updated 2 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆18Updated 2 years ago
- FPU Generator☆20Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- ☆27Updated 7 years ago
- Intel Compiler for SystemC☆24Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last month
- Integration test for entire CGRA flow☆12Updated 5 years ago
- Verilog RTL Implementation of DNN☆10Updated 7 years ago
- An Open Source Link Protocol and Controller☆25Updated 4 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆19Updated 9 months ago
- The test suite for the Xyce Parallel Electronic Simulator☆4Updated 3 weeks ago
- Provides dot visualizations of chisel/firrtl circuites☆13Updated 6 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆25Updated last year
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆17Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month