google / chiplets-cost-modelLinks
☆23Updated 2 years ago
Alternatives and similar repositories for chiplets-cost-model
Users that are interested in chiplets-cost-model are comparing it to the libraries listed below
Sorting:
- ☆25Updated 3 years ago
- SRAM build space for SKY130 provided by SkyWater.☆22Updated 3 years ago
- SmartNIC☆14Updated 6 years ago
- Wraps the NVDLA project for Chipyard integration☆20Updated last month
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 9 months ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆17Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 2 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆26Updated 2 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 6 months ago
- SKY130 ReRAM and examples (SkyWater Provided)☆38Updated 3 years ago
- ☆15Updated 4 years ago
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- DASS HLS Compiler☆29Updated last year
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Updated 2 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- sram/rram/mram.. compiler☆35Updated last year
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆13Updated 4 years ago
- FPU Generator☆20Updated 3 years ago
- ☆17Updated last year
- Source code for the architectural and circuit-level simulators used for modeling the CROW (Copy-ROW DRAM) mechanism proposed in our ISCA …☆15Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆27Updated 5 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Updated 5 years ago
- CNN accelerator☆27Updated 7 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Updated 8 years ago
- ☆14Updated 2 years ago