google / chiplets-cost-modelLinks
☆24Updated 3 years ago
Alternatives and similar repositories for chiplets-cost-model
Users that are interested in chiplets-cost-model are comparing it to the libraries listed below
Sorting:
- SRAM build space for SKY130 provided by SkyWater.☆25Updated 4 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆44Updated 3 years ago
- ☆27Updated 4 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Updated 3 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Wrapper for ETH Ariane Core☆22Updated 5 months ago
- Integration test for entire CGRA flow☆12Updated 6 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20Updated 2 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆29Updated 2 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆27Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 4 months ago
- Primitives for GF180MCU provided by GlobalFoundries.☆56Updated 2 years ago
- Wraps the NVDLA project for Chipyard integration☆22Updated 5 months ago
- Intel Compiler for SystemC☆27Updated 2 years ago
- ☆29Updated 8 years ago
- ☆17Updated last year
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆19Updated 2 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated 3 weeks ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆51Updated 3 years ago
- CNN accelerator☆29Updated 8 years ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Updated 2 weeks ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated this week
- Verilog RTL Implementation of DNN☆10Updated 7 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Updated 7 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- FPU Generator☆20Updated 4 years ago