google / chiplets-cost-modelLinks
☆24Updated 3 years ago
Alternatives and similar repositories for chiplets-cost-model
Users that are interested in chiplets-cost-model are comparing it to the libraries listed below
Sorting:
- SRAM build space for SKY130 provided by SkyWater.☆22Updated 4 years ago
- ☆27Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Wraps the NVDLA project for Chipyard integration☆21Updated 2 months ago
- An Open Source Link Protocol and Controller☆27Updated 4 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆41Updated 3 years ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Updated this week
- LibreSilicon's Standard Cell Library Generator☆21Updated last month
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40Updated 3 years ago
- FPU Generator☆20Updated 4 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆27Updated last year
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Updated 2 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- Verilog RTL Implementation of DNN☆10Updated 7 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆33Updated this week
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated this week
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆18Updated 7 years ago
- SmartNIC☆14Updated 6 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 5 months ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆18Updated 2 years ago
- CNN accelerator☆27Updated 8 years ago
- ☆29Updated 8 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year