google / chiplets-cost-modelLinks
☆23Updated 2 years ago
Alternatives and similar repositories for chiplets-cost-model
Users that are interested in chiplets-cost-model are comparing it to the libraries listed below
Sorting:
- ☆25Updated 3 years ago
- SRAM build space for SKY130 provided by SkyWater.☆22Updated 3 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆26Updated 2 years ago
- ☆17Updated last year
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆17Updated 2 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 2 years ago
- SKY130 ReRAM and examples (SkyWater Provided)☆38Updated 3 years ago
- SRAM build space for the GF180MCU provided by GlobalFoundries.☆10Updated 2 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆33Updated last week
- Repo for all activity related to the ODSA Bunch of Wires Specification☆24Updated last year
- ☆15Updated 4 years ago
- "High density" digital standard cells for SKY130 provided by SkyWater.☆16Updated 2 years ago
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆17Updated 2 years ago
- Primitives for GF180MCU provided by GlobalFoundries.☆51Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆18Updated 2 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Updated 7 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- LibreSilicon's Standard Cell Library Generator☆18Updated last year
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated this week
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆22Updated this week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- sram/rram/mram.. compiler☆35Updated last year
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Updated 5 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last week
- Primitives for SKY130 provided by SkyWater.☆26Updated last year