chipsalliance / aib-phy-generatorLinks
AIB Generator: Analog hardware compiler for AIB PHY
☆37Updated 5 years ago
Alternatives and similar repositories for aib-phy-generator
Users that are interested in aib-phy-generator are comparing it to the libraries listed below
Sorting:
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆200Updated 5 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆276Updated last month
- ☆187Updated 4 years ago
- ☆229Updated 10 months ago
- ☆46Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆54Updated last year
- ☆49Updated last year
- ☆91Updated 6 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- This is a tutorial on standard digital design flow☆83Updated 4 years ago
- ☆37Updated 2 years ago
- Introductory course into static timing analysis (STA).☆99Updated 6 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆28Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆45Updated 3 years ago
- ☆159Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆141Updated 7 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆198Updated last week
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆155Updated 3 weeks ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆39Updated 5 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- Mirror of Synopsys's Liberty parser library☆24Updated 7 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆185Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆99Updated last year
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆81Updated 3 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆74Updated 6 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- Open source process design kit for 28nm open process☆72Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆46Updated 5 years ago
- Project repo for the POSH on-chip network generator☆52Updated 10 months ago