AIB Generator: Analog hardware compiler for AIB PHY
☆40Aug 22, 2020Updated 6 years ago
Alternatives and similar repositories for aib-phy-generator
Users that are interested in aib-phy-generator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Home of the Advanced Interface Bus (AIB) specification.☆65Aug 30, 2022Updated 4 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆151Sep 23, 2024Updated last year
- ☆33Feb 20, 2024Updated 2 years ago
- ☆69Jan 7, 2023Updated 3 years ago
- Berkeley Analog Generator☆16Apr 3, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- BAG framework☆43Jul 24, 2024Updated 2 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆22May 16, 2023Updated 3 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆31Jan 25, 2024Updated 2 years ago
- Analog Placement Quality Prediction☆26Mar 24, 2023Updated 3 years ago
- LAYout with Gridded Objects v2☆69Jul 4, 2026Updated 2 months ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆62May 20, 2020Updated 6 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆28Mar 11, 2023Updated 3 years ago
- ☆20Mar 29, 2022Updated 4 years ago
- ☆172Dec 4, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆32May 30, 2024Updated 2 years ago
- Raw data collected about the SKY130 process technology.☆64May 7, 2023Updated 3 years ago
- ☆391Updated this week
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- Host software toolchain bundle for RepRap 3D Printers☆13Dec 31, 2018Updated 7 years ago
- ☆32Feb 4, 2021Updated 5 years ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- ☆23May 21, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores☆17Aug 31, 2026Updated 2 weeks ago
- Design of BandGapReference Circuit using Sky130 PDK☆12Oct 30, 2021Updated 4 years ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 10 years ago
- Go package for SPID authentication☆20May 12, 2026Updated 4 months ago
- ☆13Jul 5, 2026Updated 2 months ago
- Skywaters 130nm Klayout PDK☆37Jan 29, 2025Updated last year
- Python binding for KLU solver☆11Apr 6, 2016Updated 10 years ago
- Interchange formats for chip design.☆40Feb 15, 2026Updated 7 months ago
- This repository contains my work from the VLSI System Design (VSD) Workshop on 7nm FinFET Circuit Design and Characterization using the A…☆16Sep 9, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RSSI-based OFDM signal classification using a machine learning algorithm.☆12May 15, 2018Updated 8 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆44Jan 13, 2023Updated 3 years ago
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆43Jul 24, 2024Updated 2 years ago
- Automatic generation of real number models from analog circuits☆49Apr 2, 2024Updated 2 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆17Mar 8, 2026Updated 6 months ago
- Cell layout generation (MH Multiheight) for DTCO/STCO exploration toolkit.☆16Oct 6, 2025Updated 11 months ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 5 years ago