spcl / rapidchipletLinks
A toolchain for rapid design space exploration of chiplet architectures
☆50Updated 3 weeks ago
Alternatives and similar repositories for rapidchiplet
Users that are interested in rapidchiplet are comparing it to the libraries listed below
Sorting:
- A list of our chiplet simulaters☆32Updated 2 months ago
- Dataset for ML-guided Accelerator Design☆37Updated 6 months ago
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- Project repo for the POSH on-chip network generator☆46Updated 2 months ago
- An integrated CGRA design framework☆89Updated 2 months ago
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- ☆44Updated this week
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆36Updated 2 months ago
- ☆59Updated last month
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- ☆29Updated 7 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- ☆15Updated 2 years ago
- ☆32Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 8 months ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- The open-sourced version of BOOM-Explorer☆40Updated 2 years ago
- An open-source 3D IC design platform that leverages existing open EDA tools while incorporating tailored abstractions and customizations …☆28Updated this week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆46Updated 2 months ago
- Public release☆51Updated 5 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago