A toolchain for rapid design space exploration of chiplet architectures
☆74Jul 25, 2025Updated 7 months ago
Alternatives and similar repositories for rapidchiplet
Users that are interested in rapidchiplet are comparing it to the libraries listed below
Sorting:
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆22Sep 28, 2024Updated last year
- A list of our chiplet simulaters☆48Jun 22, 2025Updated 8 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆75Jun 30, 2024Updated last year
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Jun 27, 2024Updated last year
- ☆59Jun 3, 2025Updated 9 months ago
- ☆38Jun 4, 2024Updated last year
- Scalable In-Memory Acceleration With Mesh: Device, Circuits, Architecture, and Algorithm☆16Oct 11, 2020Updated 5 years ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆62Mar 17, 2025Updated 11 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆110Apr 28, 2025Updated 10 months ago
- gem5 repository to study chiplet-based systems☆87Apr 18, 2019Updated 6 years ago
- cycle accurate Network-on-Chip Simulator☆33Jan 4, 2026Updated last month
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆187Jan 8, 2026Updated last month
- ☆14Oct 11, 2024Updated last year
- BookSim 2.0☆404Jun 24, 2024Updated last year
- ☆28Aug 4, 2025Updated 6 months ago
- PyTorchSim is a Comprehensive, Fast, and Accurate NPU Simulation Framework☆91Feb 23, 2026Updated last week
- ☆33Dec 11, 2025Updated 2 months ago
- ☆42Jun 1, 2021Updated 4 years ago
- Nebula: Deep Neural Network Benchmarks in C++☆13Jan 2, 2025Updated last year
- Source code for Multifidielity Thermal Modeling for 2.5D and 3D Multi-Chiplet Architectures☆21Jan 29, 2026Updated last month
- GPGPU-SIM 使用篇☆14Nov 12, 2022Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆49Jan 2, 2025Updated last year
- The wafer-native AI accelerator simulation platform and inference engine.☆50Jan 1, 2026Updated 2 months ago
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆21Jun 12, 2024Updated last year
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- ☆68Jan 7, 2023Updated 3 years ago
- Network on Chip for MPSoC☆28Updated this week
- Distributed SDDMM Kernel☆12Jul 8, 2022Updated 3 years ago
- X86 Instruction Profiler☆13May 19, 2014Updated 11 years ago
- ☆27Aug 2, 2021Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- ☆65Apr 30, 2025Updated 10 months ago
- Corblivar is a simulated-annealing-based floorplanning suite for 3D ICs☆34Jun 1, 2024Updated last year
- Unit testing for cocotb☆11Aug 6, 2023Updated 2 years ago
- ☆14Feb 24, 2025Updated last year
- ☆10Sep 26, 2024Updated last year
- ☆11Jun 28, 2020Updated 5 years ago
- TBD☆14Feb 6, 2025Updated last year