opencomputeproject / ODSA-BoWLinks
Repo for all activity related to the ODSA Bunch of Wires Specification
☆28Updated last year
Alternatives and similar repositories for ODSA-BoW
Users that are interested in ODSA-BoW are comparing it to the libraries listed below
Sorting:
- ☆67Updated 3 years ago
- Next generation CGRA generator☆118Updated last week
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆67Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated 3 weeks ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- ☆21Updated last month
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆73Updated last year
- Public release☆58Updated 6 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆96Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- An open-source UCIe controller implementation☆81Updated this week
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- ☆82Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated this week
- ☆29Updated 8 years ago
- Intel Compiler for SystemC☆27Updated 2 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated last month
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated last week
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago