opencomputeproject / ODSA-BoW
Repo for all activity related to the ODSA Bunch of Wires Specification
☆24Updated last year
Alternatives and similar repositories for ODSA-BoW:
Users that are interested in ODSA-BoW are comparing it to the libraries listed below
- ☆15Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆59Updated 3 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆99Updated last year
- ☆41Updated last week
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆15Updated 5 years ago
- ☆40Updated 5 years ago
- SoCRocket - Core Repository☆34Updated 7 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆20Updated this week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆25Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆38Updated 2 months ago
- ☆67Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆69Updated 9 months ago
- ☆54Updated 2 years ago
- sram/rram/mram.. compiler☆30Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆118Updated this week
- ☆77Updated 11 months ago
- A Rocket-based RISC-V superscalar in-order core☆29Updated last week
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆54Updated 3 weeks ago
- Basic floating-point components for RISC-V processors☆64Updated 5 years ago