opencomputeproject / ODSA-BoWLinks
Repo for all activity related to the ODSA Bunch of Wires Specification
☆26Updated last year
Alternatives and similar repositories for ODSA-BoW
Users that are interested in ODSA-BoW are comparing it to the libraries listed below
Sorting:
- ☆15Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆67Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 10 months ago
- Project repo for the POSH on-chip network generator☆50Updated 7 months ago
- ☆29Updated 8 years ago
- Next generation CGRA generator☆115Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 4 months ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- ☆44Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 5 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆71Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆88Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- DASS HLS Compiler☆29Updated 2 years ago
- ☆87Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated 2 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆114Updated last year
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆36Updated last month
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆66Updated 2 years ago
- ☆16Updated 2 years ago