Repo for all activity related to the ODSA Bunch of Wires Specification
☆30Jan 25, 2024Updated 2 years ago
Alternatives and similar repositories for ODSA-BoW
Users that are interested in ODSA-BoW are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Home of the Advanced Interface Bus (AIB) specification.☆59Aug 30, 2022Updated 3 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Switches for HIRE: Resource Scheduling for Data Center In-Network Computing☆13Jan 18, 2021Updated 5 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- 生态模拟仿真系统☆10Aug 5, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Advanced Interface Bus (AIB) die-to-die hardware open source☆149Sep 23, 2024Updated last year
- Lightweight re-packaging of AsyncQueue library from rocket-chip☆19Jun 23, 2023Updated 2 years ago
- AIB Generator: Analog hardware compiler for AIB PHY☆39Aug 22, 2020Updated 5 years ago
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆16May 25, 2022Updated 3 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 4 months ago
- RSSI-based OFDM signal classification using a machine learning algorithm.☆12May 15, 2018Updated 7 years ago
- ☆14Mar 13, 2026Updated last month
- tool for converting vcd(value change dump) to ate pattern.☆11Oct 22, 2015Updated 10 years ago
- A collection of examples showcasing PyCDE and Mini RISC-V implementation.☆10Apr 20, 2026Updated last week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆16Mar 8, 2026Updated last month
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆45Sep 1, 2025Updated 8 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- Hardened RISC-V core☆15Apr 12, 2026Updated 2 weeks ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆127Jul 22, 2021Updated 4 years ago
- ☆27Jul 27, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- MIAOW2.0 FPGA implementable design☆12Oct 18, 2017Updated 8 years ago
- ☆17Mar 6, 2026Updated last month
- Multi-platform topology-aware memory management library☆13Apr 23, 2020Updated 6 years ago
- FeRTOS is a simple "operating system" that currently supports ARM Cortex-M CPUs☆13Jul 9, 2022Updated 3 years ago
- This is the matlab code of deep convolutional neural networks (CNNs) for modulation classification of OFDM burst signals☆15Jun 3, 2021Updated 4 years ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆318Apr 15, 2026Updated 2 weeks ago
- ☆27Aug 2, 2021Updated 4 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The multi-core cluster of a PULP system.☆113Mar 28, 2026Updated last month
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 3 years ago
- Demo SoC for SiliconCompiler.☆63Mar 29, 2026Updated last month
- Latr: Lazy Translation Coherence - ASPLOS'18☆17Nov 15, 2021Updated 4 years ago
- Tools to enumerate and find Bluetooth Adapters☆14Updated this week
- Fast Symbolic Repair of Hardware Design Code☆36Jan 20, 2025Updated last year
- This project consists of two main parts: NR Channel Estimation with CNN, and NR Phase Noise Modeling and Compensation. Simple simulations…☆12May 15, 2022Updated 3 years ago