opencomputeproject / ODSA-BoWLinks
Repo for all activity related to the ODSA Bunch of Wires Specification
☆28Updated last year
Alternatives and similar repositories for ODSA-BoW
Users that are interested in ODSA-BoW are comparing it to the libraries listed below
Sorting:
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago
- Next generation CGRA generator☆118Updated last week
- ☆67Updated 3 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆38Updated 2 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 2 months ago
- ☆90Updated 2 weeks ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- A home for Genesis2 sources.☆43Updated 6 months ago
- ☆29Updated 8 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆67Updated 3 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- ☆29Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Public release☆58Updated 6 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆96Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- ☆20Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- An open-source UCIe controller implementation☆81Updated this week
- ☆15Updated 4 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆73Updated last year
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year