Repo for all activity related to the ODSA Bunch of Wires Specification
☆30Jan 25, 2024Updated 2 years ago
Alternatives and similar repositories for ODSA-BoW
Users that are interested in ODSA-BoW are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- ☆25Aug 9, 2022Updated 4 years ago
- Home of the Advanced Interface Bus (AIB) specification.☆62Aug 30, 2022Updated 3 years ago
- Switches for HIRE: Resource Scheduling for Data Center In-Network Computing☆13Jan 18, 2021Updated 5 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- Lightweight re-packaging of AsyncQueue library from rocket-chip☆19Jun 23, 2023Updated 3 years ago
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆16May 25, 2022Updated 4 years ago
- AIB Generator: Analog hardware compiler for AIB PHY☆40Aug 22, 2020Updated 5 years ago
- 生态模拟仿真系统☆10Aug 5, 2020Updated 6 years ago
- Open Source Firmware Continuous Integration source code☆29Dec 10, 2024Updated last year
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 7 months ago
- FeRTOS is a simple "operating system" that currently supports ARM Cortex-M CPUs☆12Jul 9, 2022Updated 4 years ago
- RSSI-based OFDM signal classification using a machine learning algorithm.☆12May 15, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Jul 5, 2026Updated last month
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆49Sep 1, 2025Updated 11 months ago
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- tool for converting vcd(value change dump) to ate pattern.☆11Oct 22, 2015Updated 10 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- AI-native Chiplet design flow based on open-source EDA toolchain☆41Aug 4, 2026Updated last week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆139Jul 22, 2021Updated 5 years ago
- A collection of examples showcasing PyCDE and Mini RISC-V implementation.☆10Jul 23, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- MIAOW2.0 FPGA implementable design☆12Oct 18, 2017Updated 8 years ago
- ☆22Oct 24, 2020Updated 5 years ago
- Multi-platform topology-aware memory management library☆12Apr 23, 2020Updated 6 years ago
- This is the matlab code of deep convolutional neural networks (CNNs) for modulation classification of OFDM burst signals☆15Jun 3, 2021Updated 5 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- ☆12Aug 4, 2022Updated 4 years ago
- WiPhy is an open-source Python package for wireless signal processing at the physical layer.☆16Jul 16, 2025Updated last year
- The multi-core cluster of a PULP system.☆115Aug 4, 2026Updated last week
- ☆27Aug 2, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆324Jul 23, 2026Updated 2 weeks ago
- Latr: Lazy Translation Coherence - ASPLOS'18☆16Nov 15, 2021Updated 4 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆92Jul 29, 2019Updated 7 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago
- CATBench, the Intel Cache Allocation Technology benchmarking suite described in our tech report, "Simple Cache Partitioning for Networked…☆12Oct 6, 2017Updated 8 years ago
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated last year
- Hardened RISC-V core☆17May 4, 2026Updated 3 months ago