Repo for all activity related to the ODSA Bunch of Wires Specification
☆30Jan 25, 2024Updated 2 years ago
Alternatives and similar repositories for ODSA-BoW
Users that are interested in ODSA-BoW are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Home of the Advanced Interface Bus (AIB) specification.☆60Aug 30, 2022Updated 3 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆29Jul 24, 2025Updated 9 months ago
- Switches for HIRE: Resource Scheduling for Data Center In-Network Computing☆13Jan 18, 2021Updated 5 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Advanced Interface Bus (AIB) die-to-die hardware open source☆150Sep 23, 2024Updated last year
- Lightweight re-packaging of AsyncQueue library from rocket-chip☆19Jun 23, 2023Updated 2 years ago
- AIB Generator: Analog hardware compiler for AIB PHY☆39Aug 22, 2020Updated 5 years ago
- Enhanced PQOS (Intel RDT Software) with DDIO-related Functionalities☆16May 25, 2022Updated 3 years ago
- Chisel Fixed-Point Arithmetic Library☆18Dec 15, 2025Updated 5 months ago
- RSSI-based OFDM signal classification using a machine learning algorithm.☆12May 15, 2018Updated 8 years ago
- ☆14Mar 13, 2026Updated 2 months ago
- tool for converting vcd(value change dump) to ate pattern.☆11Oct 22, 2015Updated 10 years ago
- A collection of examples showcasing PyCDE and Mini RISC-V implementation.☆10Apr 20, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆46Sep 1, 2025Updated 8 months ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆16Mar 8, 2026Updated 2 months ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆128Jul 22, 2021Updated 4 years ago
- ☆27Jul 27, 2017Updated 8 years ago
- MIAOW2.0 FPGA implementable design☆12Oct 18, 2017Updated 8 years ago
- Multi-platform topology-aware memory management library☆12Apr 23, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- FeRTOS is a simple "operating system" that currently supports ARM Cortex-M CPUs☆12Jul 9, 2022Updated 3 years ago
- This is the matlab code of deep convolutional neural networks (CNNs) for modulation classification of OFDM burst signals☆15Jun 3, 2021Updated 4 years ago
- WiPhy is an open-source Python package for wireless signal processing at the physical layer.☆16Jul 16, 2025Updated 10 months ago
- ☆27Aug 2, 2021Updated 4 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.☆319May 15, 2026Updated last week
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- ☆22Oct 24, 2020Updated 5 years ago
- ☆18Mar 6, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The multi-core cluster of a PULP system.☆114May 15, 2026Updated last week
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆91Jul 29, 2019Updated 6 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 3 years ago
- Demo SoC for SiliconCompiler.☆63Mar 29, 2026Updated last month
- Latr: Lazy Translation Coherence - ASPLOS'18☆16Nov 15, 2021Updated 4 years ago
- Tools to enumerate and find Bluetooth Adapters☆14May 11, 2026Updated last week
- Fast Symbolic Repair of Hardware Design Code☆38Jan 20, 2025Updated last year