☆68Jan 7, 2023Updated 3 years ago
Alternatives and similar repositories for aib-phy-hardware
Users that are interested in aib-phy-hardware are comparing it to the libraries listed below
Sorting:
- Advanced Interface Bus (AIB) die-to-die hardware open source☆148Sep 23, 2024Updated last year
- ☆29Feb 20, 2024Updated 2 years ago
- AIB Generator: Analog hardware compiler for AIB PHY☆39Aug 22, 2020Updated 5 years ago
- Home of the Advanced Interface Bus (AIB) specification.☆58Aug 30, 2022Updated 3 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆38Nov 24, 2022Updated 3 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- Open Source PHY v2☆33Apr 25, 2024Updated last year
- ☆15Oct 24, 2019Updated 6 years ago
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- Basic Common Modules☆46Mar 11, 2026Updated last week
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆40Aug 30, 2022Updated 3 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 2 months ago
- gem5 repository to study chiplet-based systems☆88Apr 18, 2019Updated 6 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆75Jul 25, 2025Updated 7 months ago
- Repo to hold HammerBlade PyTorch port. Based on PyTorch v1.4.0☆14Oct 4, 2022Updated 3 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last month
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆72Dec 17, 2025Updated 3 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 6 months ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Verilog hardware abstraction library☆49Mar 13, 2026Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆281Feb 20, 2026Updated last month
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 6 years ago
- Demo SoC for SiliconCompiler.☆62Mar 2, 2026Updated 2 weeks ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 3 weeks ago
- Xilinx ZynqMP AXI-ACP Adapter☆20Mar 9, 2026Updated last week
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated last year
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆55Nov 7, 2021Updated 4 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- ☆88Jan 7, 2023Updated 3 years ago