intel / aib-phy-hardwareLinks
☆66Updated 2 years ago
Alternatives and similar repositories for aib-phy-hardware
Users that are interested in aib-phy-hardware are comparing it to the libraries listed below
Sorting:
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 8 months ago
- Home of the Advanced Interface Bus (AIB) specification.☆52Updated 2 years ago
- Pure digital components of a UCIe controller☆63Updated this week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- Next generation CGRA generator☆111Updated last week
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- ☆15Updated 4 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- ☆95Updated last year
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- ideas and eda software for vlsi design☆50Updated this week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- OpenPiton Design Benchmark☆25Updated 2 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- ☆87Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Project repo for the POSH on-chip network generator☆46Updated 2 months ago