chipsalliance / aib-protocolsLinks
☆26Updated last year
Alternatives and similar repositories for aib-protocols
Users that are interested in aib-protocols are comparing it to the libraries listed below
Sorting:
- Public release☆57Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Project repo for the POSH on-chip network generator☆49Updated 4 months ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- ☆30Updated last week
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆20Updated 11 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- ☆27Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆66Updated 5 years ago
- Xilinx AXI VIP example of use☆41Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated last week
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆58Updated last week
- ☆77Updated 10 years ago
- ☆34Updated 6 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- DASS HLS Compiler☆29Updated last year
- ☆52Updated 6 years ago
- General Purpose AXI Direct Memory Access☆55Updated last year
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Modular Multi-ported SRAM-based Memory☆30Updated 8 months ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆34Updated 7 months ago
- Pure digital components of a UCIe controller☆66Updated 3 weeks ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆42Updated 2 months ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated last week
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 2 months ago