chipsalliance / aib-protocolsLinks
☆26Updated last year
Alternatives and similar repositories for aib-protocols
Users that are interested in aib-protocols are comparing it to the libraries listed below
Sorting:
- ☆34Updated 6 years ago
- ☆27Updated 5 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated this week
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- ☆75Updated 10 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- Development of a Network on Chip Simulation using SystemC.☆33Updated 7 years ago
- ☆29Updated 4 years ago
- Project repo for the POSH on-chip network generator☆46Updated 3 months ago
- ☆30Updated 2 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- Public release☆52Updated 5 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated 2 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- Pure digital components of a UCIe controller☆63Updated this week
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 2 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- DUTH RISC-V Microprocessor☆20Updated 6 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- SoC Based on ARM Cortex-M3☆32Updated last month
- ☆11Updated last month
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆82Updated this week
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆20Updated 2 years ago
- SystemVerilog modules and classes commonly used for verification☆48Updated 5 months ago