chipsalliance / aib-protocols
☆25Updated last year
Alternatives and similar repositories for aib-protocols:
Users that are interested in aib-protocols are comparing it to the libraries listed below
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated this week
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- ☆31Updated 5 years ago
- ☆26Updated 5 years ago
- ☆12Updated 3 months ago
- ☆41Updated 6 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆34Updated 5 months ago
- ☆53Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- ☆25Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- ☆71Updated 10 years ago
- Pure digital components of a UCIe controller☆56Updated this week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- Xilinx AXI VIP example of use☆34Updated 3 years ago
- ☆43Updated 2 years ago
- The memory model was leveraged from micron.☆22Updated 6 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 6 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆60Updated 5 years ago
- Advanced Architecture Labs with CVA6☆54Updated last year
- understanding of cocotb (In Chinese Only)☆15Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆21Updated 6 months ago
- SRAM☆21Updated 4 years ago