☆29Feb 20, 2024Updated 2 years ago
Alternatives and similar repositories for aib-protocols
Users that are interested in aib-protocols are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Home of the Advanced Interface Bus (AIB) specification.☆58Aug 30, 2022Updated 3 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆148Sep 23, 2024Updated last year
- ☆13Jul 28, 2022Updated 3 years ago
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- AIB Generator: Analog hardware compiler for AIB PHY☆39Aug 22, 2020Updated 5 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- ☆68Jan 7, 2023Updated 3 years ago
- ☆27Aug 2, 2021Updated 4 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- An open-source UCIe implementation☆88Mar 16, 2026Updated last week
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆91Feb 28, 2018Updated 8 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆147Mar 19, 2018Updated 8 years ago
- Verilog Configurable Cache☆193Mar 9, 2026Updated 2 weeks ago
- EE P 520 A Wi 20: Software Engineering For Embedded Applications☆11Mar 13, 2020Updated 6 years ago
- Collection of simple interfaces for Digilent Pmods☆13Aug 3, 2023Updated 2 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆38Nov 24, 2022Updated 3 years ago
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆124Jul 22, 2021Updated 4 years ago
- ☆19Dec 15, 2022Updated 3 years ago
- A data acquisition framework in Python and Verilog.☆43Updated this week
- ☆12Nov 11, 2015Updated 10 years ago
- Verilog Content Addressable Memory Module☆116Mar 2, 2022Updated 4 years ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- Designing means to communicate as an SPI master, being a part of AXI interface☆19Sep 14, 2023Updated 2 years ago
- Next generation CGRA generator☆119Updated this week
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Jun 27, 2024Updated last year
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- ☆14Mar 13, 2026Updated last week
- Open Component Portability Infrastructure☆62May 1, 2021Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆190Nov 18, 2024Updated last year
- Virtio front-end and back-end bridge, implemented with FPGA.☆28Sep 16, 2020Updated 5 years ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 5 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- ☆22Feb 18, 2025Updated last year
- EUTelescope -- A Generic Pixel Telescope Data Analysis Framework☆14May 4, 2020Updated 5 years ago