chipsalliance / aib-protocols
☆25Updated last year
Alternatives and similar repositories for aib-protocols:
Users that are interested in aib-protocols are comparing it to the libraries listed below
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- ☆26Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated this week
- ☆25Updated 4 years ago
- ☆31Updated 5 years ago
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 3 weeks ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- ☆41Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆34Updated 5 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆51Updated 3 years ago
- ☆71Updated 10 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆62Updated last year
- Project repo for the POSH on-chip network generator☆44Updated last year
- Advanced Architecture Labs with CVA6☆54Updated last year
- Public release☆50Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆60Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆21Updated 6 months ago
- ☆12Updated 3 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆56Updated 3 weeks ago
- Xilinx AXI VIP example of use☆34Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 4 months ago
- ☆53Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆68Updated last week
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago