☆29Feb 20, 2024Updated 2 years ago
Alternatives and similar repositories for aib-protocols
Users that are interested in aib-protocols are comparing it to the libraries listed below
Sorting:
- Home of the Advanced Interface Bus (AIB) specification.☆58Aug 30, 2022Updated 3 years ago
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- ☆12Jul 28, 2022Updated 3 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆147Sep 23, 2024Updated last year
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- Verilog modules for software-defined radio.☆19Dec 31, 2012Updated 13 years ago
- IP Catalog for Raptor.☆17Dec 6, 2024Updated last year
- AIB Generator: Analog hardware compiler for AIB PHY☆39Aug 22, 2020Updated 5 years ago
- ☆68Jan 7, 2023Updated 3 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- An open-source UCIe implementation☆83Updated this week
- Open Component Portability Infrastructure☆62May 1, 2021Updated 4 years ago
- Contains source code for sin/cos table verification using UVM☆21Mar 9, 2021Updated 4 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- A data acquisition framework in Python and Verilog.☆43Updated this week
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆86Feb 28, 2018Updated 8 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆189Nov 18, 2024Updated last year
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆38Updated this week
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- ☆18Dec 15, 2022Updated 3 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆145Mar 19, 2018Updated 7 years ago
- Verilog Configurable Cache☆192Feb 17, 2026Updated last week
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 5 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆23Jun 27, 2024Updated last year
- ☆22Feb 18, 2025Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Jun 18, 2020Updated 5 years ago
- ☆27Aug 2, 2021Updated 4 years ago
- General Purpose AXI Direct Memory Access☆62May 12, 2024Updated last year
- Verilog Content Addressable Memory Module☆115Mar 2, 2022Updated 4 years ago
- UDP-IP stack accelerator and is able to send and receive data through Ethernet link☆44Nov 3, 2025Updated 4 months ago
- ARTICo³ - Dynamic and Partially Reconfigurable Architecture for Run-Time Adaptive, High Performance Embedded Computing☆12Sep 10, 2024Updated last year
- ☆30Apr 1, 2017Updated 8 years ago