An open-source UCIe implementation
☆133Oct 9, 2026Updated this week
Alternatives and similar repositories for ucie
Users that are interested in ucie are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open-source UCIe implementation developed at UC Berkeley.☆21Jul 8, 2024Updated 2 years ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆69Updated this week
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆37Aug 30, 2025Updated last year
- Universal Memory Interface (UMI)☆170Sep 28, 2026Updated last week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆62Jan 20, 2026Updated 8 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Advanced Interface Bus (AIB) die-to-die hardware open source☆151Sep 23, 2024Updated 2 years ago
- A configurable SRAM generator☆72Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆237Nov 7, 2025Updated 11 months ago
- gem5 repository to study chiplet-based systems☆92Apr 18, 2019Updated 7 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,418Updated this week
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Sep 29, 2026Updated last week
- PAST SHORT COURSES AND TUTORIALS FROM ISSCC.☆19Apr 7, 2024Updated 2 years ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆69Updated this week
- A verilog implementation for Network-on-Chip☆88Feb 3, 2018Updated 8 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 8 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆119Sep 12, 2026Updated 3 weeks ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆57Sep 19, 2026Updated 3 weeks ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆40Nov 24, 2022Updated 3 years ago
- ☆92Updated this week
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- ☆253Jun 25, 2025Updated last year
- ☆14Oct 11, 2024Updated last year
- ☆33Feb 20, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The official repository for the gem5 computer-system architecture simulator.☆16Sep 7, 2026Updated last month
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Aug 18, 2026Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆158Updated this week
- RTL for AXI over UCIe bridge.☆38Updated this week
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆31Jan 25, 2024Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆358Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆956Sep 29, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆18Mar 11, 2026Updated 6 months ago
- ☆17Sep 23, 2026Updated 2 weeks ago
- ☆20Mar 18, 2022Updated 4 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆27Jul 12, 2023Updated 3 years ago
- A machine learning accelerator core designed for energy-efficient AI at the edge.☆2,587Updated this week
- ☆15Sep 30, 2026Updated last week
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆518Aug 3, 2024Updated 2 years ago