An open-source UCIe implementation
☆91Apr 3, 2026Updated last week
Alternatives and similar repositories for ucie
Users that are interested in ucie are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open-source UCIe implementation developed at UC Berkeley.☆20Jul 8, 2024Updated last year
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Oct 22, 2025Updated 5 months ago
- A Heterogeneous GPU Platform for Chipyard SoC☆49Apr 3, 2026Updated last week
- Universal Memory Interface (UMI)☆157Mar 30, 2026Updated last week
- ☆15Dec 9, 2025Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆53Jan 20, 2026Updated 2 months ago
- ☆29Feb 20, 2024Updated 2 years ago
- ☆29Aug 4, 2025Updated 8 months ago
- gem5 repository to study chiplet-based systems☆88Apr 18, 2019Updated 6 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆39Nov 24, 2022Updated 3 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆148Sep 23, 2024Updated last year
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆229Nov 7, 2025Updated 5 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆13Jan 4, 2021Updated 5 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆20Jan 29, 2026Updated 2 months ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆65Mar 29, 2026Updated last week
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- ☆17Apr 3, 2022Updated 4 years ago
- ☆21Oct 5, 2024Updated last year
- TPC-CLANG compiler that compiles a TPC C programming language which is used in HabanaLabs Deep-Learning Accelerators☆26Nov 11, 2024Updated last year
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 2 months ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆15Apr 1, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- ☆14Oct 11, 2024Updated last year
- Automatically exported from code.google.com/p/tpzsimul☆14Jul 7, 2015Updated 10 years ago
- The Unified TileLink Memory Subsystem Tester for XiangShan☆14Apr 2, 2026Updated last week
- ☆37Jun 4, 2024Updated last year
- ☆89Updated this week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆63Dec 15, 2025Updated 3 months ago
- A configurable SRAM generator☆61Mar 4, 2026Updated last month
- A verilog implementation for Network-on-Chip☆81Feb 3, 2018Updated 8 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- SKY130 SRAM macros generated by SRAM 22☆21Aug 19, 2025Updated 7 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆119Mar 25, 2026Updated 2 weeks ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆880Updated this week
- Vortex Graphics☆92Oct 2, 2024Updated last year
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆46Apr 9, 2025Updated last year
- Bazel build rules for Verilator☆24Apr 4, 2024Updated 2 years ago