ucb-bar / ucieLinks
An open-source UCIe implementation
☆82Updated this week
Alternatives and similar repositories for ucie
Users that are interested in ucie are comparing it to the libraries listed below
Sorting:
- A Chisel RTL generator for network-on-chip interconnects☆225Updated 2 months ago
- ☆82Updated 11 years ago
- ☆58Updated 6 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆138Updated 11 months ago
- Vector processor for RISC-V vector ISA☆136Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆208Updated 4 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- A verilog implementation for Network-on-Chip☆81Updated 7 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆62Updated last month
- ☆40Updated 6 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆95Updated last month
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆67Updated 2 years ago
- Public release☆58Updated 6 years ago
- Advanced Architecture Labs with CVA6☆73Updated 2 years ago
- ☆71Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆74Updated 6 years ago
- A Fast, Low-Overhead On-chip Network☆264Updated last week
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆84Updated 7 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆79Updated 2 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆194Updated 4 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆117Updated 2 years ago
- Network on Chip Implementation written in SytemVerilog☆197Updated 3 years ago
- ☆66Updated 3 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- Learn systemC with examples☆129Updated 3 years ago