An open-source UCIe implementation
☆111Jun 2, 2026Updated last week
Alternatives and similar repositories for ucie
Users that are interested in ucie are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open-source UCIe implementation developed at UC Berkeley.☆20Jul 8, 2024Updated last year
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Apr 28, 2026Updated last month
- A Heterogeneous GPU Platform for AI and Neural Graphics☆58Updated this week
- Universal Memory Interface (UMI)☆159May 13, 2026Updated 3 weeks ago
- ☆15Dec 9, 2025Updated 6 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆56Jan 20, 2026Updated 4 months ago
- ☆30Feb 20, 2024Updated 2 years ago
- ☆30Aug 4, 2025Updated 10 months ago
- gem5 repository to study chiplet-based systems☆89Apr 18, 2019Updated 7 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆40Nov 24, 2022Updated 3 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆150Sep 23, 2024Updated last year
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆230Nov 7, 2025Updated 7 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆14Jan 4, 2021Updated 5 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆19Jan 29, 2026Updated 4 months ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆66Mar 29, 2026Updated 2 months ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- ☆17Apr 3, 2022Updated 4 years ago
- ☆21Oct 5, 2024Updated last year
- TPC-CLANG compiler that compiles a TPC C programming language which is used in HabanaLabs Deep-Learning Accelerators☆26Nov 11, 2024Updated last year
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 4 months ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆15Jun 3, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- ☆14Oct 11, 2024Updated last year
- Automatically exported from code.google.com/p/tpzsimul☆14Jul 7, 2015Updated 10 years ago
- The Unified TileLink Memory Subsystem Tester for XiangShan☆14Updated this week
- ☆36Jun 4, 2024Updated 2 years ago
- ☆90May 29, 2026Updated last week
- A configurable SRAM generator☆63May 15, 2026Updated 3 weeks ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆65Dec 15, 2025Updated 5 months ago
- A verilog implementation for Network-on-Chip☆84Feb 3, 2018Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SKY130 SRAM macros generated by SRAM 22☆21May 7, 2026Updated last month
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆15Aug 30, 2023Updated 2 years ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆132Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆913Jun 2, 2026Updated last week
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆47Apr 9, 2025Updated last year
- Bazel build rules for Verilator☆24Apr 4, 2024Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆146Apr 23, 2026Updated last month