An open-source UCIe implementation
☆139Oct 29, 2026Updated this week
Alternatives and similar repositories for ucie
Users that are interested in ucie are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open-source UCIe implementation developed at UC Berkeley.☆21Jul 8, 2024Updated 2 years ago
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆41Aug 30, 2025Updated last year
- A Heterogeneous GPU Platform for AI and Neural Graphics☆71Updated this week
- Universal Memory Interface (UMI)☆171Updated this week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆63Jan 20, 2026Updated 9 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Advanced Interface Bus (AIB) die-to-die hardware open source☆151Sep 23, 2024Updated 2 years ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- A Chisel RTL generator for network-on-chip interconnects☆239Nov 7, 2025Updated 11 months ago
- HB-NPU simulator runs the HB-DRAM PNM accelerator, HB-NPU, based on DRAMsim3 open source DRAM simulator.☆13Oct 21, 2026Updated last week
- gem5 repository to study chiplet-based systems☆92Apr 18, 2019Updated 7 years ago
- A configurable SRAM generator☆72Oct 20, 2026Updated last week
- ☆22Apr 7, 2026Updated 6 months ago
- RTL for AXI over UCIe bridge.☆44Updated this week
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,441Oct 17, 2026Updated last week
- ☆34Feb 20, 2024Updated 2 years ago
- A Fast, Low-Overhead On-chip Network☆369Updated this week
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Oct 10, 2026Updated 2 weeks ago
- Synthesisable SIMT-style RISC-V GPGPU☆59Mar 30, 2026Updated 7 months ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆31Jan 25, 2024Updated 2 years ago
- PAST SHORT COURSES AND TUTORIALS FROM ISSCC.☆19Apr 7, 2024Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆969Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 8 months ago
- The VE-HEP RTL and Firmware☆12Mar 19, 2024Updated 2 years ago
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 3 months ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆72Oct 5, 2026Updated 3 weeks ago
- ☆27Oct 14, 2026Updated 2 weeks ago
- A verilog implementation for Network-on-Chip☆88Feb 3, 2018Updated 8 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆122Oct 16, 2026Updated 2 weeks ago
- ☆29Oct 20, 2019Updated 7 years ago
- A PCIe RTL implementation☆26Aug 16, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆92Oct 20, 2026Updated last week
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- ☆256Jun 25, 2025Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆57Oct 20, 2026Updated last week
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- ☆13Oct 11, 2024Updated 2 years ago
- This repo contains the scripts that are used to model and optimize an optical receiver.☆12Jun 4, 2024Updated 2 years ago