An open-source UCIe implementation
☆83Updated this week
Alternatives and similar repositories for ucie
Users that are interested in ucie are comparing it to the libraries listed below
Sorting:
- An open-source UCIe implementation developed at UC Berkeley.☆19Jul 8, 2024Updated last year
- ☆15Dec 9, 2025Updated 2 months ago
- ☆29Feb 20, 2024Updated 2 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆43Updated this week
- Universal Memory Interface (UMI)☆157Feb 20, 2026Updated last week
- ☆17Apr 3, 2022Updated 3 years ago
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 weeks ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 3 months ago
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated last year
- A Goldschmidt integer divider written in verilog. Similar to Newton-Raphson but the divison step can be pipelined.☆16Apr 25, 2024Updated last year
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆19Jan 29, 2026Updated last month
- gem5 repository to study chiplet-based systems☆86Apr 18, 2019Updated 6 years ago
- MATLAB/Octave generator of Hamming ECC coding. Output format is Verilog HDL.☆12Dec 27, 2022Updated 3 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago
- ☆38Jun 4, 2024Updated last year
- ☆87Jan 30, 2026Updated last month
- The Unified TileLink Memory Subsystem Tester for XiangShan☆12Jan 7, 2026Updated last month
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆62Mar 17, 2025Updated 11 months ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆20Nov 9, 2022Updated 3 years ago
- Bazel build rules for Verilator☆24Apr 4, 2024Updated last year
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- ☆14Oct 11, 2024Updated last year
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- ☆12Dec 16, 2025Updated 2 months ago
- ☆11Jan 21, 2019Updated 7 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆147Sep 23, 2024Updated last year
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- ☆28Aug 4, 2025Updated 6 months ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆20Oct 22, 2025Updated 4 months ago
- Amazon F1-inspired Xilinx VCU118 hardware design framework☆13Jan 4, 2021Updated 5 years ago
- kenDryte K210 Cloud Build Support☆11Oct 24, 2018Updated 7 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- ☆15Feb 5, 2026Updated 3 weeks ago
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 11 years ago