Home of the Advanced Interface Bus (AIB) specification.
☆65Aug 30, 2022Updated 4 years ago
Alternatives and similar repositories for AIB-specification
Users that are interested in AIB-specification are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Advanced Interface Bus (AIB) die-to-die hardware open source☆151Sep 23, 2024Updated 2 years ago
- AIB Generator: Analog hardware compiler for AIB PHY☆40Aug 22, 2020Updated 6 years ago
- ☆33Feb 20, 2024Updated 2 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆31Jan 25, 2024Updated 2 years ago
- ☆69Jan 7, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆27Aug 2, 2021Updated 5 years ago
- ☆13Jul 3, 2020Updated 6 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- Nebula: Deep Neural Network Benchmarks in C++☆13Sep 2, 2026Updated last month
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆159Mar 19, 2018Updated 8 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆91Jul 25, 2025Updated last year
- An open-source 3D IC design platform that leverages existing open EDA tools while incorporating tailored abstractions and customizations …☆18Oct 29, 2024Updated last year
- EE P 520 A Wi 20: Software Engineering For Embedded Applications☆11Mar 13, 2020Updated 6 years ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- ☆15Mar 6, 2021Updated 5 years ago
- Network on Chip for MPSoC☆30Aug 7, 2026Updated 2 months ago
- ☆31Dec 16, 2022Updated 3 years ago
- Corblivar is a simulated-annealing-based floorplanning suite for 3D ICs☆37Jun 1, 2024Updated 2 years ago
- An EDA toolchain for integrated core-memory interval thermal simulations of 2D, 2.5, and 3D multi-/many-core processors☆58Jun 23, 2026Updated 3 months ago
- Xilinx Unisim Library in Verilog☆93Jul 22, 2020Updated 6 years ago
- ☆13Jul 5, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- AXI Formal Verification IP☆25Apr 28, 2021Updated 5 years ago
- C program for Drawwing Complex graphics with L-edit☆10Jan 7, 2020Updated 6 years ago
- Simple parser for extracting VHDL documentation☆75Jul 12, 2024Updated 2 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 11 years ago
- A vector graphics renderer for bgfx, based on ideas from NanoVG and ImDrawList (Dear ImGUI)☆11Sep 26, 2026Updated 2 weeks ago
- RSSI-based OFDM signal classification using a machine learning algorithm.☆12May 15, 2018Updated 8 years ago
- ☆25Aug 9, 2022Updated 4 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆45Jan 13, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆43Feb 24, 2025Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- Toy RISC-V emulator☆16Oct 10, 2017Updated 9 years ago
- Wide Bandwidth low noise amplifier 20Hz-20MHz 20/40dB☆11Oct 16, 2019Updated 6 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆17Mar 8, 2026Updated 7 months ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- Extension of Convex.jl for disciplined multiconvex optimization☆10Feb 22, 2017Updated 9 years ago