Home of the Advanced Interface Bus (AIB) specification.
☆61Aug 30, 2022Updated 3 years ago
Alternatives and similar repositories for AIB-specification
Users that are interested in AIB-specification are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Advanced Interface Bus (AIB) die-to-die hardware open source☆150Sep 23, 2024Updated last year
- AIB Generator: Analog hardware compiler for AIB PHY☆39Aug 22, 2020Updated 5 years ago
- ☆30Feb 20, 2024Updated 2 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆30Jan 25, 2024Updated 2 years ago
- ☆69Jan 7, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Nebula: Deep Neural Network Benchmarks in C++☆13Jan 2, 2025Updated last year
- GitHub Repository for the HW CWE SIG☆17May 27, 2026Updated 2 weeks ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆28Feb 16, 2026Updated 3 months ago
- EE P 520 A Wi 20: Software Engineering For Embedded Applications☆11Mar 13, 2020Updated 6 years ago
- ☆15Jul 28, 2022Updated 3 years ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 5 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆28Jul 11, 2024Updated last year
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆82Jul 25, 2025Updated 10 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Parasitic capacitance analysis of foundry metal stackups☆18Jan 12, 2026Updated 4 months ago
- ☆15Mar 6, 2021Updated 5 years ago
- Network on Chip for MPSoC☆28May 20, 2026Updated 3 weeks ago
- Corblivar is a simulated-annealing-based floorplanning suite for 3D ICs☆34Jun 1, 2024Updated 2 years ago
- ☆30Dec 16, 2022Updated 3 years ago
- Altera Advanced Synthesis Cookbook 11.0☆115Apr 7, 2023Updated 3 years ago
- ☆13Mar 13, 2026Updated 2 months ago
- Xilinx Unisim Library in Verilog☆90Jul 22, 2020Updated 5 years ago
- C program for Drawwing Complex graphics with L-edit☆10Jan 7, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AXI Formal Verification IP☆24Apr 28, 2021Updated 5 years ago
- RSSI-based OFDM signal classification using a machine learning algorithm.☆12May 15, 2018Updated 8 years ago
- ☆14Nov 11, 2015Updated 10 years ago
- Video Effects on VGA☆15Jan 7, 2019Updated 7 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆40Jan 13, 2023Updated 3 years ago
- A vector graphics renderer for bgfx, based on ideas from NanoVG and ImDrawList (Dear ImGUI)☆11May 28, 2026Updated 2 weeks ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆41Feb 24, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- ☆25Aug 9, 2022Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 3 years ago
- Extension of Convex.jl for disciplined multiconvex optimization☆10Feb 22, 2017Updated 9 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆16Mar 8, 2026Updated 3 months ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- Toy RISC-V emulator☆15Oct 10, 2017Updated 8 years ago