chipsalliance / AIB-specificationLinks
Home of the Advanced Interface Bus (AIB) specification.
☆52Updated 2 years ago
Alternatives and similar repositories for AIB-specification
Users that are interested in AIB-specification are comparing it to the libraries listed below
Sorting:
- ☆95Updated last year
- ☆66Updated 2 years ago
- AIB Generator: Analog hardware compiler for AIB PHY☆34Updated 4 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Announcements related to Verilator☆39Updated 5 years ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 8 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- ideas and eda software for vlsi design☆50Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆39Updated this week
- SystemVerilog modules and classes commonly used for verification☆48Updated 4 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆121Updated this week
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆60Updated 3 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- An open source generator for standard cell based memories.☆13Updated 8 years ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- This is the repository for the IEEE version of the book☆64Updated 4 years ago
- An Open-Source Design and Verification Environment for RISC-V☆80Updated 4 years ago
- Introductory course into static timing analysis (STA).☆94Updated last month
- Logic synthesis and ABC based optimization☆49Updated 3 weeks ago
- Platform Level Interrupt Controller☆40Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Python Tool for UVM Testbench Generation☆52Updated last year