Home of the Advanced Interface Bus (AIB) specification.
☆65Aug 30, 2022Updated 4 years ago
Alternatives and similar repositories for AIB-specification
Users that are interested in AIB-specification are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Advanced Interface Bus (AIB) die-to-die hardware open source☆151Sep 23, 2024Updated 2 years ago
- AIB Generator: Analog hardware compiler for AIB PHY☆41Aug 22, 2020Updated 6 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆31Jan 25, 2024Updated 2 years ago
- ☆69Jan 7, 2023Updated 3 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆14Aug 9, 2019Updated 7 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆13Oct 11, 2024Updated 2 years ago
- ☆27Aug 2, 2021Updated 5 years ago
- A Python based netlist parser, including Verilog and SPICE☆10Jul 24, 2015Updated 11 years ago
- RamulatorSharp is a fast and flexible memory subsystem simulator implemented in C# and it can easily run on Linux, OS X, and Windows. The…☆11Jun 17, 2016Updated 10 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆93Jul 25, 2025Updated last year
- VLSI placement and routing tool☆16Dec 20, 2025Updated 10 months ago
- The Splash-4 benchmark suite☆16Oct 26, 2023Updated 3 years ago
- ☆13Jul 3, 2020Updated 6 years ago
- Nebula: Deep Neural Network Benchmarks in C++☆13Sep 2, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An EDA toolchain for integrated core-memory interval thermal simulations of 2D, 2.5, and 3D multi-/many-core processors☆58Jun 23, 2026Updated 4 months ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆159Mar 19, 2018Updated 8 years ago
- An open-source 3D IC design platform that leverages existing open EDA tools while incorporating tailored abstractions and customizations …☆18Oct 29, 2024Updated 2 years ago
- Netrace: a network packet trace reader☆16Jun 16, 2014Updated 12 years ago
- ☆20May 1, 2026Updated 5 months ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- TinyTapeout2 Super Slow Serial SRAM FPGA☆12Dec 2, 2022Updated 3 years ago
- SVA examples and demonstration☆18Sep 8, 2020Updated 6 years ago
- Gem5 with PCI Express integrated.☆26Sep 29, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆29Sep 9, 2026Updated last month
- BloodCell-Detector-Yolo is a YOLOv5 implementation tailored to detect Red Blood Cells (RBC), White Blood Cells (WBC), and Platelets from …☆20Jan 23, 2025Updated last year
- Flute 3.1 with CMake support☆16Jul 25, 2019Updated 7 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆79Jun 30, 2024Updated 2 years ago
- HLS code for Network on Chip (NoC)☆23Sep 11, 2020Updated 6 years ago
- ☆15Mar 6, 2021Updated 5 years ago
- JPEG-LS lossless encoder for FPGA. Verified. 280MHz at 12 bit-depth on UltraScale+☆15Oct 20, 2026Updated last week
- ☆33Jul 15, 2026Updated 3 months ago
- A simple makefile for C and C++ projects.☆11Mar 21, 2015Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Acquisition and Data Management for Big Science☆13Aug 3, 2016Updated 10 years ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- ORPSoC fork (from git://openrisc.net/stefan/orpsoc) for de0_nano board with custom made expansion board☆12Sep 26, 2013Updated 13 years ago
- Desktop environment based on VIM only☆19Aug 10, 2020Updated 6 years ago
- UART cocotb module☆11Jun 30, 2021Updated 5 years ago
- Network on Chip for MPSoC☆30Oct 19, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,741Updated this week