Home of the Advanced Interface Bus (AIB) specification.
☆58Aug 30, 2022Updated 3 years ago
Alternatives and similar repositories for AIB-specification
Users that are interested in AIB-specification are comparing it to the libraries listed below
Sorting:
- Advanced Interface Bus (AIB) die-to-die hardware open source☆147Sep 23, 2024Updated last year
- AIB Generator: Analog hardware compiler for AIB PHY☆39Aug 22, 2020Updated 5 years ago
- ☆68Jan 7, 2023Updated 3 years ago
- ☆27Aug 2, 2021Updated 4 years ago
- Nebula: Deep Neural Network Benchmarks in C++☆13Jan 2, 2025Updated last year
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆145Mar 19, 2018Updated 7 years ago
- 功能简介：程序通过Technology文件转出准确的叠层和材料参数，生成XML控制文档，把GDS文件导入3D Layout或者SIwave中进行仿真，适用于2.5D/3D封装的Interposer仿真。 Readme: The program extract acc…☆32Jul 17, 2025Updated 7 months ago
- Network on Chip for MPSoC☆28Updated this week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Aug 20, 2022Updated 3 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Jul 11, 2024Updated last year
- Corblivar is a simulated-annealing-based floorplanning suite for 3D ICs☆34Jun 1, 2024Updated last year
- C program for Drawwing Complex graphics with L-edit☆10Jan 7, 2020Updated 6 years ago
- DOM Parsing and Serialization☆28Feb 28, 2025Updated last year
- CryptoCell 312 runtime code☆27Feb 3, 2021Updated 5 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- MDX — A bare-metal / RTOS framework☆29Updated this week
- PCIe System Verilog Verification Environment developed for PCIe course☆14Mar 26, 2024Updated last year
- ☆40May 11, 2021Updated 4 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 5 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Feb 24, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆41Updated this week
- Xilinx Unisim Library in Verilog☆86Jul 22, 2020Updated 5 years ago
- Extended-precision modular arithmetic library that targets CUDA.☆40Apr 24, 2023Updated 2 years ago
- ☆38Jun 3, 2024Updated last year
- The Unified TileLink Memory Subsystem Tester for XiangShan☆12Jan 7, 2026Updated last month
- ☆12Jan 21, 2026Updated last month
- RSSI-based OFDM signal classification using a machine learning algorithm.☆12May 15, 2018Updated 7 years ago
- QA dashboard for DV360 advertisers☆13Jan 20, 2021Updated 5 years ago
- PETSc Interface for Octave and MATLAB (Deprecated)☆10Nov 10, 2022Updated 3 years ago
- Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures☆12Aug 9, 2019Updated 6 years ago
- FDTD 3D simulator that generates s-parameters from OFF geometry files using one or more GPUs☆15Jan 16, 2023Updated 3 years ago
- A curated list of resources for the æternity blockchain☆14Aug 12, 2024Updated last year
- Static-sized long-precision arithmetic library for use inside GPU parallelization with CUDA☆11Apr 5, 2025Updated 10 months ago
- Mirror only see https://gitlab.rtems.org/rtems/docs/rtems-docs/☆10Feb 21, 2026Updated last week
- Top-level repository for the Push Service☆13Mar 8, 2024Updated last year
- ☆13May 28, 2024Updated last year
- ☆258Dec 22, 2022Updated 3 years ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆62Mar 17, 2025Updated 11 months ago
- A simple OpenCL path tracer with spheres and mixed glossy/specular + diffuse + emission material☆12Feb 13, 2014Updated 12 years ago