chenhaoc / cnnhwpeLinks
☆66Updated 3 years ago
Alternatives and similar repositories for cnnhwpe
Users that are interested in cnnhwpe are comparing it to the libraries listed below
Sorting:
- eyeriss-chisel3☆41Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- FFT generator using Chisel☆62Updated 3 years ago
- ☆65Updated 6 years ago
- ☆34Updated 6 years ago
- A verilog implementation for Network-on-Chip☆75Updated 7 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- IC implementation of TPU☆128Updated 5 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆105Updated 5 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆66Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated 2 weeks ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- ☆52Updated 6 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆64Updated last year
- Public release☆57Updated 5 years ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆35Updated 4 years ago
- ☆77Updated 10 years ago
- ☆59Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- Vector processor for RISC-V vector ISA☆122Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆156Updated 6 years ago
- Pure digital components of a UCIe controller☆66Updated 3 weeks ago
- Network on Chip Implementation written in SytemVerilog☆186Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆230Updated 6 months ago
- General Purpose AXI Direct Memory Access☆57Updated last year