chenhaoc / cnnhwpeLinks
☆66Updated 3 years ago
Alternatives and similar repositories for cnnhwpe
Users that are interested in cnnhwpe are comparing it to the libraries listed below
Sorting:
- eyeriss-chisel3☆40Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated last week
- ☆65Updated 6 years ago
- FFT generator using Chisel☆60Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- ☆51Updated 6 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- General Purpose AXI Direct Memory Access☆51Updated last year
- HLS for Networks-on-Chip☆35Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- ☆34Updated 6 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆33Updated 4 years ago
- ☆55Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆75Updated 7 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆102Updated 4 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Updated 5 years ago
- ☆75Updated 10 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆195Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆155Updated 5 years ago
- Network on Chip Implementation written in SytemVerilog☆178Updated 2 years ago
- IC implementation of TPU☆124Updated 5 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆157Updated last week