chenhaoc / cnnhwpe
☆65Updated 2 years ago
Alternatives and similar repositories for cnnhwpe:
Users that are interested in cnnhwpe are comparing it to the libraries listed below
- eyeriss-chisel3☆40Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆70Updated last year
- ☆63Updated 6 years ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- FFT generator using Chisel☆58Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler …☆147Updated 5 years ago
- ☆31Updated 5 years ago
- IC implementation of TPU☆114Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆61Updated 5 years ago
- A verilog implementation for Network-on-Chip☆72Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆53Updated 2 weeks ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆97Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- ☆72Updated 10 years ago
- AdderNet ResNet20 for cifar10 written in SpinalHDL☆32Updated 4 years ago
- General Purpose AXI Direct Memory Access☆48Updated 10 months ago
- ☆42Updated 6 years ago
- Hardware accelerator for convolutional neural networks☆40Updated 2 years ago
- Project where we conceptualized and designed a simple neural network accelerator, loosely based on the Eyeriss architecture, to accelerat…☆11Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆60Updated last year
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆144Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- 3×3脉动阵列乘法器☆44Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆99Updated 6 years ago
- round robin arbiter☆71Updated 10 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆60Updated 7 months ago
- ☆47Updated 2 years ago