alexmr09 / Mixed-precision-Neural-Networks-on-RISC-V-CoresLinks
☆28Updated last week
Alternatives and similar repositories for Mixed-precision-Neural-Networks-on-RISC-V-Cores
Users that are interested in Mixed-precision-Neural-Networks-on-RISC-V-Cores are comparing it to the libraries listed below
Sorting:
- ☆16Updated 3 weeks ago
- eyeriss-chisel3☆40Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆33Updated 6 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- ☆27Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆43Updated 8 months ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆27Updated last year
- Code for paper "FuSeConv Fully Separable Convolutions for Fast Inference on Systolic Arrays" published at DATE 2021☆14Updated 3 years ago
- ☆71Updated 2 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- vector accelerating unit☆29Updated 4 years ago
- Open-source of MSD framework☆16Updated last year
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- RTL generator for SpGEMM☆12Updated 4 years ago
- ☆27Updated 2 months ago
- ☆47Updated last month
- ☆29Updated 6 months ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆21Updated 6 years ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆16Updated 2 months ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- some knowleage about SystemC/TLM etc.☆24Updated last year
- 基于FP16的二维脉动阵列电路设计☆11Updated 2 years ago