alexmr09 / Mixed-precision-Neural-Networks-on-RISC-V-CoresLinks
☆35Updated this week
Alternatives and similar repositories for Mixed-precision-Neural-Networks-on-RISC-V-Cores
Users that are interested in Mixed-precision-Neural-Networks-on-RISC-V-Cores are comparing it to the libraries listed below
Sorting:
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- ☆17Updated 5 months ago
- eyeriss-chisel3☆41Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆61Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆60Updated 3 months ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆67Updated last month
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Updated 2 years ago
- ☆27Updated 6 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆33Updated last year
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- Template for project1 TPU☆19Updated 4 years ago
- vector accelerating unit☆34Updated 4 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- ☆72Updated 2 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆53Updated 2 months ago
- RTL implementation of Flex-DPE.☆113Updated 5 years ago
- A systolic array matrix multiplier☆26Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 7 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆86Updated last year
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- ☆53Updated 6 months ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆20Updated 6 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated last week
- RTL generator for SpGEMM☆11Updated 4 years ago