alexmr09 / Mixed-precision-Neural-Networks-on-RISC-V-Cores
☆23Updated 7 months ago
Alternatives and similar repositories for Mixed-precision-Neural-Networks-on-RISC-V-Cores:
Users that are interested in Mixed-precision-Neural-Networks-on-RISC-V-Cores are comparing it to the libraries listed below
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last month
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated this week
- eyeriss-chisel3☆40Updated 2 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆54Updated last month
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- 关于移植模型至gemmini的文档☆23Updated 2 years ago
- ☆25Updated 4 months ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆20Updated 8 months ago
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆10Updated last month
- A co-design architecture on sparse attention☆50Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- An integrated CGRA design framework☆87Updated this week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆48Updated last week
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆59Updated 2 months ago
- ☆12Updated 9 months ago
- tpu-systolic-array-weight-stationary☆22Updated 3 years ago
- Open-source of MSD framework☆16Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- ☆71Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 7 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆89Updated 5 months ago
- RTL generator for SpGEMM☆10Updated 4 years ago
- ☆48Updated last month
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆19Updated 11 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆50Updated 2 weeks ago
- ☆19Updated 2 years ago