☆46Oct 21, 2025Updated last year
Alternatives and similar repositories for Mixed-precision-Neural-Networks-on-RISC-V-Cores
Users that are interested in Mixed-precision-Neural-Networks-on-RISC-V-Cores are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆25May 26, 2022Updated 4 years ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆37Aug 22, 2024Updated 2 years ago
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆22Apr 12, 2026Updated 6 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆25Apr 25, 2025Updated last year
- Tensor computing core☆15Jul 8, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 3 years ago
- Hardware-assisted Dynamic Information Flow Tracking for Runtime Protection on RISC-V☆11Oct 16, 2023Updated 3 years ago
- Open-source NPU (Neural Processing Unit) for LLM inference - runs GPT-2, LLaMA, Mistral, Qwen2☆12Mar 15, 2026Updated 7 months ago
- Formal Verification of RISC V IM Processor☆12Mar 27, 2022Updated 4 years ago
- ☆14May 23, 2025Updated last year
- XtraMAC code repo (Accepted by ISCA2026)☆32Sep 9, 2026Updated last month
- verilog实现TPU中的脉动阵列计算卷积的module☆181May 10, 2025Updated last year
- Initial toolchain for FeNN FPGA SNN accelerator☆18Updated this week
- Accelerate multihead attention transformer model using HLS for FPGA☆13Dec 7, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Engineering Program on RTL Design for FPGA Accelerator☆36Aug 1, 2020Updated 6 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆562Oct 16, 2026Updated 2 weeks ago
- ☆40Aug 27, 2025Updated last year
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆99Jan 5, 2025Updated last year
- "Finding Reusable Instructions via E-Graph Anti-Unification", ASPLOS'26☆12Feb 25, 2026Updated 8 months ago
- Hack@DAC 2021☆21Jul 24, 2024Updated 2 years ago
- ☆24Sep 26, 2025Updated last year
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- ☆24May 14, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆18Jun 24, 2026Updated 4 months ago
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- ☆11Sep 21, 2026Updated last month
- ☆125Nov 17, 2023Updated 2 years ago
- ☆22Jul 1, 2024Updated 2 years ago
- GEMM and GEMM-Ops accelerator for PULP systems☆126Oct 22, 2026Updated last week
- Flexible XNN Engine - reconfigurable accelerator prototype for CNNs and more!☆17Feb 20, 2026Updated 8 months ago
- Hardware acceleration for transformer attention mechanisms on NVIDIA Deep Learning Accelerator (NVDLA), enabling efficient inference of…☆20Mar 30, 2025Updated last year
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Jul 2, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PyTorchSim is a Comprehensive, Fast, and Accurate NPU Simulation Framework☆149Updated this week
- Optimizing the Deployment of Tiny Transformers on Low-Power MCUs☆40Sep 2, 2024Updated 2 years ago
- A fork of TinyMLPerf modified to use our of TensorFlow Lite for Microcontrollers utilises a part of the RISC-V Vector Extension to improv…☆11Jan 18, 2021Updated 5 years ago
- ☆32Mar 31, 2025Updated last year
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆24Oct 27, 2026Updated last week
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- An open-hardware co-design framework for deploying PyTorch models on RISC-V SoCs with custom ML accelerators, enabling rapid design spac…☆15Feb 12, 2025Updated last year