alexmr09 / Mixed-precision-Neural-Networks-on-RISC-V-CoresLinks
☆29Updated last month
Alternatives and similar repositories for Mixed-precision-Neural-Networks-on-RISC-V-Cores
Users that are interested in Mixed-precision-Neural-Networks-on-RISC-V-Cores are comparing it to the libraries listed below
Sorting:
- ☆17Updated last month
- eyeriss-chisel3☆40Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated this week
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- ☆27Updated 5 years ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆20Updated 6 years ago
- ☆30Updated 7 months ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆18Updated 2 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- A systolic array matrix multiplier☆24Updated 5 years ago
- RTL generator for SpGEMM☆12Updated 4 years ago
- ☆71Updated 2 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆16Updated 11 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 9 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- ☆47Updated 2 months ago
- ☆34Updated 6 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆46Updated last year
- Open-source of MSD framework☆16Updated last year
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆13Updated 8 months ago
- ☆45Updated 3 weeks ago
- ☆35Updated 4 years ago