IBM / cmnncLinks
Computational Memory Neural Network Compiler
☆11Updated 4 years ago
Alternatives and similar repositories for cmnnc
Users that are interested in cmnnc are comparing it to the libraries listed below
Sorting:
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- ☆29Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- ☆71Updated 5 years ago
- ☆27Updated 5 years ago
- Heterogenous ML accelerator☆19Updated 3 months ago
- ☆41Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Updated 4 years ago
- ☆11Updated 10 months ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆56Updated 4 months ago
- ☆72Updated 2 years ago
- ☆33Updated 4 years ago
- ☆14Updated 5 years ago
- ☆16Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- ☆28Updated 2 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆25Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- ☆10Updated 2 years ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆44Updated last month
- first-order deep learning accelerator model☆19Updated 7 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆41Updated 5 years ago
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆36Updated this week
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆14Updated 4 years ago