IBM / cmnnc
Computational Memory Neural Network Compiler
☆11Updated 3 years ago
Alternatives and similar repositories for cmnnc:
Users that are interested in cmnnc are comparing it to the libraries listed below
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- ☆13Updated 4 years ago
- ☆25Updated 3 years ago
- ☆39Updated 9 months ago
- ☆26Updated last year
- ☆16Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆11Updated last year
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆23Updated 2 years ago
- ☆70Updated 5 years ago
- A general framework for optimizing DNN dataflow on systolic array☆35Updated 4 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆9Updated 5 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- mRNA☆22Updated 4 years ago
- Heterogenous ML accelerator☆18Updated 6 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last week
- Provides the code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Luk…☆17Updated 5 years ago
- MAESTRO binary release☆22Updated 5 years ago
- HW accelerator mapping optimization framework for in-memory computing☆22Updated 3 months ago
- ☆28Updated 5 years ago
- ☆10Updated 6 months ago
- ☆27Updated 4 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 8 years ago
- ☆8Updated last month
- ☆18Updated 2 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 7 years ago
- Approximate layers - TensorFlow extension☆27Updated last week
- ☆40Updated 5 years ago