Computational Memory Neural Network Compiler
☆11Aug 11, 2021Updated 4 years ago
Alternatives and similar repositories for cmnnc
Users that are interested in cmnnc are comparing it to the libraries listed below
Sorting:
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 4 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17May 4, 2020Updated 5 years ago
- ☆13Aug 1, 2024Updated last year
- A minimal TPU compatible Jax implementation of NeRF: Representing Scenes as Neural Radiance Fields for View Synthesis.☆13Apr 21, 2022Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- Public Release of Stream-Dataflow☆14May 17, 2019Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Apr 28, 2024Updated last year
- 记录阅读各类paper的想法笔记（关注体系结构，机器学习系统，深度学习，计算机视觉）☆25Oct 25, 2019Updated 6 years ago
- SQL Optimizations using MLIR☆12Apr 5, 2020Updated 5 years ago
- [CVPRW 2021] Dynamic-OFA: Runtime DNN Architecture Switching for Performance Scaling on Heterogeneous Embedded Platforms☆30Nov 9, 2022Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- Fast NPU-aware Neural Architecture Search☆21Sep 6, 2021Updated 4 years ago
- mRNA☆26Mar 16, 2021Updated 5 years ago
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- [IPSN 2024] Lifelong Intelligence Beyond the Edge using Hyperdimensional Computing☆13May 16, 2024Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- A CLI wrapper for libmodsecurity (v3.0.10)☆13Nov 22, 2023Updated 2 years ago
- MNSIM version 1.1. We have uploaded a high-level modeling tool and please use this version: https://github.com/Zhu-Zhenhua/MNSIM_Python☆12Dec 12, 2019Updated 6 years ago
- ☆17Nov 24, 2025Updated 3 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆10Jun 1, 2021Updated 4 years ago
- List Decoder for the Polarization Weight family of Quantum Polar Code.☆12Feb 3, 2025Updated last year
- Codes for our paper "Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment" [NeurIPS'19 EMC2 workshop]…☆10Oct 12, 2020Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Jun 1, 2021Updated 4 years ago
- ☆19Dec 7, 2020Updated 5 years ago
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆39Aug 31, 2025Updated 6 months ago
- ☆29Oct 20, 2019Updated 6 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆43Oct 30, 2019Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Jun 1, 2021Updated 4 years ago
- Arduino library to support I-NUCLEO-LRWAN1 LoRa® expansion board based on USI® LoRaWAN™ technology module.☆17Sep 4, 2025Updated 6 months ago
- scripts and data for ACL 16 paper☆14Jul 5, 2016Updated 9 years ago
- CMurphi mirror: http://mclab.di.uniroma1.it/site/index.php/software/18-cmurphi☆12Jan 22, 2016Updated 10 years ago
- Netrace: a network packet trace reader☆14Jun 16, 2014Updated 11 years ago
- ☆19Aug 4, 2022Updated 3 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- Android Al-Khaser☆14Dec 12, 2023Updated 2 years ago
- Indicators of Attack Failure: Debugging and Improving Optimization of Adversarial Examples☆19May 23, 2022Updated 3 years ago
- Scalable In-Memory Acceleration With Mesh: Device, Circuits, Architecture, and Algorithm☆16Oct 11, 2020Updated 5 years ago
- Hardware design with Chisel☆35Feb 9, 2023Updated 3 years ago