IBM / cmnnc
Computational Memory Neural Network Compiler
☆10Updated 3 years ago
Alternatives and similar repositories for cmnnc:
Users that are interested in cmnnc are comparing it to the libraries listed below
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆25Updated 9 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆39Updated 7 months ago
- Heterogenous ML accelerator☆17Updated 3 months ago
- ☆31Updated 3 years ago
- ☆25Updated 3 years ago
- ☆10Updated 5 years ago
- ☆10Updated 3 months ago
- ☆13Updated 4 years ago
- ☆15Updated 3 years ago
- Jumpstart your custom DNN accelerator today. This project holds scripts to build and start containers that can compile binaries to the ze…☆9Updated 4 years ago
- ☆27Updated 4 years ago
- Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …☆10Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- first-order deep learning accelerator model☆18Updated 7 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆36Updated 5 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆21Updated 11 months ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆13Updated 3 months ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆9Updated 4 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 2 months ago
- Approximate layers - TensorFlow extension☆26Updated 9 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆67Updated 3 years ago
- ☆16Updated 2 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆33Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Updated 7 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated 9 months ago
- ☆41Updated 10 months ago