Alternatives and similar repositories for cmnnc:

Users that are interested in cmnnc are comparing it to the libraries listed below

• priyanka-raina / dnn-accelerator
  ☆13Updated 4 years ago
• UCLA-VAST / soda-compiler
  Stencil with Optimized Dataflow Architecture Compiler
  ☆16Updated 4 years ago
• MPSLab-ASU / DiRAC
  Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators
  ☆28Updated last year
• kartik-hegde / mindmappings
  A reference implementation of the Mind Mappings Framework.
  ☆29Updated 3 years ago
• he-actlab / planaria.code
  ☆25Updated 3 years ago
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆45Updated 2 years ago
• scalesim-project / krittika
  Heterogenous ML accelerator
  ☆17Updated 5 months ago
• tflite-soc / tflite-soc
  Jumpstart your custom DNN accelerator today. This project holds scripts to build and start containers that can compile binaries to the ze…
  ☆10Updated 4 years ago
• cornell-zhang / GLAIVE
  Graph-learning assisted instruction vulnerability estimation published in DATE 2020
  ☆13Updated 4 years ago
• souravsanyal06 / DNN-Dataflow-simulator
  Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture
  ☆9Updated 4 years ago
• UCLA-VAST / FlexCNN
  ☆71Updated 2 years ago
• maestro-project / confuciux
  ☆32Updated 3 years ago
• maestro-project / magma
  ☆16Updated 2 years ago
• BradMcDanel / multiplication-free-dnn
  ☆10Updated 5 years ago
• maeri-project / mRNA
  mRNA
  ☆22Updated 3 years ago
• GATECH-EIC / AutoDNNchip
  ☆69Updated 4 years ago
• elliothe / pytorx
  Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory
  ☆36Updated 5 years ago
• hngenc / systolic-array
  A DSL for Systolic Arrays
  ☆79Updated 6 years ago
• Accelergy-Project / processing-in-memory-design
  ☆25Updated 10 months ago
• hyoukjun / MAESTRO
  MAESTRO binary release
  ☆22Updated 5 years ago
• I-Doctor / RTL_library_of_basic_hardware_units
  Here are some implementations of basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and …
  ☆11Updated last year
• StanfordAHA / CGRAFlowDoc
  Documentation for the entire CGRAFlow
  ☆19Updated 3 years ago
• maestro-project / gamma
  ☆39Updated 8 months ago
• xuanyoya / Interstellar-CNN-scheduler
  Tool for optimize CNN blocking
  ☆93Updated 4 years ago
• UIUC-ChenLab / Nimblock
  ☆11Updated last year
• sfu-arch / SpGEMM
  ☆34Updated 3 years ago
• Accelergy-Project / accelergy-timeloop-infrastructure
  Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop
  ☆48Updated last month
• ucb-bar / MoCA
  ☆23Updated 2 years ago
• neurosim / DNN_NeuroSim_V1.1
  Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)
  ☆21Updated 3 years ago