☆31Aug 8, 2020Updated 5 years ago
Alternatives and similar repositories for basic_cache_core
Users that are interested in basic_cache_core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- A transaction level model of a PCI express root complex implemented in systemc☆23Jun 16, 2014Updated 12 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- An AXI DDR3 SDRAM controller for FPGA☆49Dec 30, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 支持AXI总线协议的8k×8 SP SRAM☆28Mar 26, 2020Updated 6 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆12Jul 29, 2019Updated 6 years ago
- FPU Generator☆20Updated this week
- A Verilog implementation of a processor cache.☆40Dec 29, 2017Updated 8 years ago
- Undergraduate digital circuit laboratory☆29Jan 4, 2024Updated 2 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆50Jun 19, 2020Updated 6 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- Tensor Processing Unit implementation in Verilog☆14Mar 18, 2025Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆41Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 12 years ago
- ☆16Updated this week
- ☆16Oct 30, 2021Updated 4 years ago
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆15Nov 4, 2022Updated 3 years ago
- Energy-Efficient Inference Accelerator for Memory-Augmented Neural Networks on an FPGA (DATE-19)☆15Jan 29, 2021Updated 5 years ago
- ☆11Jun 28, 2020Updated 6 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆34May 22, 2026Updated last month
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- An FPGA design for simulating biological neurons☆19Jul 5, 2024Updated 2 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆27Jun 1, 2023Updated 3 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆49Jun 13, 2023Updated 3 years ago
- vector accelerating unit☆37Dec 1, 2020Updated 5 years ago
- ☆76Jul 30, 2021Updated 4 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- Two Level Cache Controller implementation in Verilog HDL☆64Jul 9, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Pipelined FFT/IFFT 64 points processor☆11Jul 17, 2014Updated 12 years ago
- 21Summer-VE370-Intro-to-Computer-Organization-Projects: -Project1: RISC-V Assembly, simluating c code. -Project2: 1.RISC-V64 sin…☆15Apr 11, 2023Updated 3 years ago
- ☆18Jun 3, 2019Updated 7 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆179Mar 5, 2025Updated last year
- verilog☆21Jun 26, 2023Updated 3 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆111May 8, 2026Updated 2 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆165Jan 25, 2024Updated 2 years ago