ljgibbslf / basic_cache_coreLinks
☆28Updated 4 years ago
Alternatives and similar repositories for basic_cache_core
Users that are interested in basic_cache_core are comparing it to the libraries listed below
Sorting:
- verification of simple axi-based cache☆18Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆11Updated 2 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- ☆33Updated 6 years ago
- ☆51Updated 2 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- ☆10Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 3 years ago
- ☆20Updated 2 years ago
- ☆27Updated 5 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆11Updated 7 months ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 4 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- ☆49Updated 6 years ago
- HYF's high quality verilog codes☆13Updated 5 months ago