ljgibbslf / basic_cache_coreLinks
☆29Updated 5 years ago
Alternatives and similar repositories for basic_cache_core
Users that are interested in basic_cache_core are comparing it to the libraries listed below
Sorting:
- General Purpose AXI Direct Memory Access☆57Updated last year
- verification of simple axi-based cache☆18Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆41Updated 2 years ago
- ☆34Updated 6 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- ☆53Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 7 months ago
- ☆60Updated 2 years ago
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆34Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆25Updated last year
- SystemVerilog modules and classes commonly used for verification☆50Updated 7 months ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- UVM resource from github, run simulation use YASAsim flow☆28Updated 5 years ago
- ☆27Updated 5 years ago
- Synthesizable and Parameterized Cache Controller in Verilog☆45Updated 2 years ago
- an open source uvm verification platform for e200 (riscv)☆28Updated 7 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 10 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 2 months ago
- ☆30Updated this week
- CORE-V MCU UVM Environment and Test Bench☆22Updated last year