ljgibbslf / basic_cache_coreLinks
☆29Updated 4 years ago
Alternatives and similar repositories for basic_cache_core
Users that are interested in basic_cache_core are comparing it to the libraries listed below
Sorting:
- verification of simple axi-based cache☆18Updated 6 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 5 months ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆12Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 3 weeks ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 10 months ago
- ☆34Updated 6 years ago
- Design and UVM-TB of RISC -V Microprocessor☆23Updated 11 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- ☆20Updated 2 years ago
- SoC Based on ARM Cortex-M3☆32Updated last month
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- A Verilog implementation of a processor cache.☆26Updated 7 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 11 months ago
- ☆50Updated 6 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- Development of a Network on Chip Simulation using SystemC.☆33Updated 7 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- ☆21Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago