FloyedShen / mnist_hlsLinks
Lenet for MNIST handwritten digit recognition using Vivado hls tool
☆37Updated 4 years ago
Alternatives and similar repositories for mnist_hls
Users that are interested in mnist_hls are comparing it to the libraries listed below
Sorting:
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆186Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆41Updated 6 years ago
- ☆112Updated 4 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- ☆46Updated 7 years ago
- verilog实现systolic array及配套IO☆8Updated 6 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- ☆65Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- 中文:☆101Updated 5 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆211Updated 2 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Convolutional Neural Network RTL-level Design☆58Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆118Updated last month