Lenet for MNIST handwritten digit recognition using Vivado hls tool
☆37Jul 22, 2020Updated 5 years ago
Alternatives and similar repositories for mnist_hls
Users that are interested in mnist_hls are comparing it to the libraries listed below
Sorting:
- The CNN based on the Xilinx Vivado HLS☆37Oct 27, 2021Updated 4 years ago
- HLS code for a BNN accelerator☆17Sep 13, 2018Updated 7 years ago
- An LSTM template and a few examples using Vivado HLS☆47May 4, 2024Updated last year
- Zynq PR Management☆13Apr 20, 2016Updated 9 years ago
- 2021 Xilinx China Winter Camp☆11Mar 12, 2021Updated 4 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Jun 11, 2019Updated 6 years ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 6 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆38Feb 21, 2018Updated 8 years ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53May 29, 2018Updated 7 years ago
- This is an open CNN accelerator for everyone to use☆14Jul 15, 2019Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆35Jul 9, 2019Updated 6 years ago
- FPGA Accelerator for CNN using Vivado HLS☆336Oct 25, 2021Updated 4 years ago
- FPGA implementation of a handwritten digit recognition system based on k-nearest-neighbors (k-NN) classifier algorithm.☆21Apr 3, 2018Updated 7 years ago
- ☆24Oct 31, 2022Updated 3 years ago
- Convolutional Neural Net written for implementation on an FPGA☆21Jun 26, 2017Updated 8 years ago
- ☆11Dec 19, 2021Updated 4 years ago
- A demo for accelerating sobel in xilinx's fpga pynq☆18Jan 31, 2023Updated 3 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Mar 5, 2018Updated 8 years ago
- ☆24Sep 23, 2015Updated 10 years ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 4 years ago
- Demonstration of a video processing design for the Digilent Zybo, using Web Camera for input and VGA interface for output.☆26Aug 28, 2016Updated 9 years ago
- Some attempts to build CNN on PYNQ.☆25Jun 28, 2019Updated 6 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Jan 9, 2019Updated 7 years ago
- Networking Template Library for Vivado HLS☆28Jul 12, 2020Updated 5 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- ☆22Updated this week
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆25Jul 17, 2025Updated 7 months ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Jul 21, 2018Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Jun 24, 2017Updated 8 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆32Nov 7, 2024Updated last year
- A repository FPGA-friendly SNN models☆35Mar 24, 2021Updated 4 years ago
- A multi-site water quality prediction model incorporating adaptive graph convolution and CNN-LSTM☆14Sep 17, 2022Updated 3 years ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- 自动识别文本中的关键词并加粗处理。☆10Oct 30, 2024Updated last year
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year