☆162Jun 8, 2026Updated 2 months ago
Alternatives and similar repositories for sargantana
Users that are interested in sargantana are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆19Jun 8, 2026Updated 2 months ago
- ☆23Apr 24, 2026Updated 3 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆112Nov 26, 2025Updated 8 months ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 9 months ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆38May 4, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- QuickEd is a high-performance exact sequence alignment based on the bound-and-align paradigm.☆31May 5, 2025Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆25Apr 25, 2025Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆112Updated this week
- cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.☆135May 8, 2026Updated 3 months ago
- GEMM and GEMM-Ops accelerator for PULP systems☆115Aug 5, 2026Updated 2 weeks ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆16Nov 12, 2025Updated 9 months ago
- Unified RISC-V Access Platform (UAP) project repository☆27Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆167Updated this week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆232Updated this week
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆19Feb 27, 2025Updated last year
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 2 years ago
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Aug 1, 2026Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆538Updated this week
- ☆33Jan 7, 2025Updated last year
- ☆36Jul 29, 2026Updated 3 weeks ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- A simple superscalar out-of-order RISC-V microprocessor☆254Feb 24, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,070Updated this week
- Examples of how to Generate Schematics from SystemVerilog Synthesis Tools☆22Dec 22, 2023Updated 2 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆361Aug 12, 2026Updated last week
- CORE-ET Silicon Platform☆79May 7, 2026Updated 3 months ago
- materials available to the public☆40Jul 29, 2026Updated 3 weeks ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆293Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,194Updated this week
- Dual-issue RV64IM processor for fun & learning☆64Jul 4, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆48Jul 22, 2026Updated 3 weeks ago
- ☆65Mar 31, 2025Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆264Aug 11, 2026Updated last week
- Open-Source Posit RISC-V Core with Quire Capability☆71May 4, 2026Updated 3 months ago
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 8 months ago
- human-in-the-loop HDL training tool☆44Feb 27, 2024Updated 2 years ago
- This is a brand new implement of GPGPU called Koala GPU which will be compatible with NV GPU micro architecture starting from fermi. It s…☆18May 31, 2026Updated 2 months ago