bsc-loca / sargantanaLinks
☆114Updated 3 months ago
Alternatives and similar repositories for sargantana
Users that are interested in sargantana are comparing it to the libraries listed below
Sorting:
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆123Updated 4 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆76Updated last year
- RISC-V Nox core☆68Updated 3 months ago
- ☆107Updated last week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆190Updated last week
- Generic Register Interface (contains various adapters)☆133Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆186Updated last month
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated 11 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆124Updated 2 weeks ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆117Updated 4 years ago
- RISC-V System on Chip Template☆159Updated 3 months ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆93Updated 2 weeks ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 3 weeks ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆119Updated 2 years ago
- SystemVerilog synthesis tool☆218Updated 8 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆155Updated this week
- Fabric generator and CAD tools.☆206Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆162Updated last week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆143Updated last month
- Vector processor for RISC-V vector ISA☆130Updated 5 years ago
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆220Updated this week
- A Fast, Low-Overhead On-chip Network☆239Updated last week
- pulp_soc is the core building component of PULP based SoCs☆81Updated 8 months ago
- Yet Another RISC-V Implementation☆99Updated last year
- RISC-V Verification Interface☆119Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- RISC-V Formal Verification Framework