bsc-loca / sargantanaLinks
☆103Updated 3 weeks ago
Alternatives and similar repositories for sargantana
Users that are interested in sargantana are comparing it to the libraries listed below
Sorting:
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- A Fast, Low-Overhead On-chip Network☆207Updated last week
- ☆95Updated last year
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆110Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆110Updated 2 weeks ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆160Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆98Updated 3 weeks ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- RISC-V Formal Verification Framework☆139Updated this week
- ☆175Updated last year
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆186Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆159Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 3 weeks ago
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- Generic Register Interface (contains various adapters)☆120Updated 8 months ago
- RISC-V Verification Interface☆92Updated this week
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆98Updated 3 years ago
- SystemVerilog synthesis tool☆194Updated 2 months ago
- The multi-core cluster of a PULP system.☆97Updated this week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- Ariane is a 6-stage RISC-V CPU☆137Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago