smunaut / doom_riscvView external linksLinks
Doom classic port to lightweight RISC‑V
☆107Jul 25, 2022Updated 3 years ago
Alternatives and similar repositories for doom_riscv
Users that are interested in doom_riscv are comparing it to the libraries listed below
Sorting:
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Feb 17, 2023Updated 2 years ago
- FPGA GPU design for DE1-SoC☆73Dec 27, 2021Updated 4 years ago
- RISC-V user-mode emulator that runs DooM☆58Apr 27, 2019Updated 6 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Jul 2, 2023Updated 2 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated last year
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Jun 6, 2020Updated 5 years ago
- Misc iCE40 specific cores☆14Feb 13, 2023Updated 3 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆16Sep 14, 2023Updated 2 years ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆40Nov 14, 2021Updated 4 years ago
- an inverter drawn in magic with makefile to simulate☆27Jun 30, 2022Updated 3 years ago
- Generate animated vector graphics for old-school 90's demos, like ST_NICCC☆18Jan 2, 2024Updated 2 years ago
- ☆15May 17, 2025Updated 8 months ago
- Programmable multichannel ADPCM decoder for FPGA☆25Dec 28, 2020Updated 5 years ago
- Simple BLE demo using an iOS app (SwiftUI), an ESP32 (Python) and an FPGA (Verilog)☆16Dec 12, 2020Updated 5 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆153Mar 22, 2025Updated 10 months ago
- A Full Hardware Real-Time Ray-Tracer☆111Nov 16, 2025Updated 2 months ago
- Compact FPGA game console☆165Nov 14, 2023Updated 2 years ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Jan 25, 2019Updated 7 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Nov 5, 2021Updated 4 years ago
- FPGA implementation of the AnotherWorld CPU (equivalent to the original VM)☆16Apr 6, 2020Updated 5 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Sep 5, 2021Updated 4 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆224Apr 21, 2024Updated last year
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆747Jan 28, 2026Updated 2 weeks ago
- Another size-optimized RISC-V CPU for your consideration.☆59Feb 1, 2026Updated 2 weeks ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- A Risc-V SoC for Tiny Tapeout☆48Dec 2, 2025Updated 2 months ago
- Linux capable RISC-V SoC designed to be readable and useful.☆158Dec 19, 2025Updated last month
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆208Oct 28, 2025Updated 3 months ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12May 7, 2020Updated 5 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- Kakao Linux☆39May 30, 2025Updated 8 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Sep 7, 2020Updated 5 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆89Aug 13, 2021Updated 4 years ago
- A customized RISCV core made using verilog☆19Mar 4, 2021Updated 4 years ago
- TV80 Z80-compatible microprocessor☆54Apr 3, 2020Updated 5 years ago