smunaut / doom_riscvLinks
Doom classic port to lightweight RISC‑V
☆94Updated 2 years ago
Alternatives and similar repositories for doom_riscv
Users that are interested in doom_riscv are comparing it to the libraries listed below
Sorting:
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆100Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆95Updated last month
- USB Serial on the TinyFPGA BX☆137Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆89Updated 6 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year
- A FPGA core for a simple SDRAM controller.☆119Updated 3 years ago
- CoreScore☆157Updated 5 months ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆174Updated 2 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆173Updated last year
- Example LED blinking project for your FPGA dev board of choice☆178Updated last month
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- Nitro USB FPGA core☆86Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- FPGA GPU design for DE1-SoC☆72Updated 3 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆129Updated 3 months ago
- FPGA Odysseus with ULX3S☆66Updated last year
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆252Updated last year
- Demo projects for various Kintex FPGA boards☆60Updated last month
- 5-stage RISC-V CPU, originally developed for RISCBoy☆28Updated 2 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆147Updated 3 years ago
- ☆70Updated 10 months ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆107Updated 11 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated 2 weeks ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆47Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago