smunaut / doom_riscvLinks
Doom classic port to lightweight RISC‑V
☆98Updated 3 years ago
Alternatives and similar repositories for doom_riscv
Users that are interested in doom_riscv are comparing it to the libraries listed below
Sorting:
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- USB Serial on the TinyFPGA BX☆136Updated 4 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated last month
- Example LED blinking project for your FPGA dev board of choice☆185Updated last week
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆256Updated 2 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 4 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Miscellaneous ULX3S examples (advanced)☆80Updated 3 months ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆173Updated 2 years ago
- CoreScore☆164Updated 2 months ago
- A FPGA core for a simple SDRAM controller.☆123Updated 3 years ago
- A simple GPU on a TinyFPGA BX☆81Updated 7 years ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- Nitro USB FPGA core☆86Updated last year
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year
- FPGA Odysseus with ULX3S☆68Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆140Updated 7 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆180Updated last year
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆110Updated last year
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Exploring gate level simulation☆58Updated 6 months ago
- PCIe Endpoint on Xilinx 7-Series FPGAs with the PCIE_2_1 hard block and GTP transceivers☆61Updated 5 months ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago