smunaut / doom_riscv
Doom classic port to lightweight RISC‑V
☆87Updated 2 years ago
Alternatives and similar repositories for doom_riscv:
Users that are interested in doom_riscv are comparing it to the libraries listed below
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆87Updated 5 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆96Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆161Updated 11 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆95Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆67Updated 2 years ago
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- USB Serial on the TinyFPGA BX☆135Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆40Updated last year
- Example LED blinking project for your FPGA dev board of choice☆170Updated 2 months ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆36Updated 3 years ago
- Naive Educational RISC V processor☆78Updated 4 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 9 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆117Updated 6 months ago
- Nitro USB FPGA core☆84Updated 11 months ago
- Virtual Development Board☆58Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆75Updated last month
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated last month
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- A FPGA core for a simple SDRAM controller.☆117Updated 3 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆144Updated 3 years ago
- A pipelined RISC-V processor☆50Updated last year
- List of all links you can try with ULX3S☆97Updated 3 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆247Updated last year
- Design digital circuits in C. Simulate really fast with a regular compiler.☆170Updated last year