smunaut / doom_riscvLinks
Doom classic port to lightweight RISC‑V
☆100Updated 3 years ago
Alternatives and similar repositories for doom_riscv
Users that are interested in doom_riscv are comparing it to the libraries listed below
Sorting:
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 2 months ago
- Example LED blinking project for your FPGA dev board of choice☆186Updated last month
- A FPGA core for a simple SDRAM controller.☆123Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆108Updated 2 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆150Updated 4 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆183Updated last year
- Design digital circuits in C. Simulate really fast with a regular compiler.☆173Updated last week
- CoreScore☆167Updated 3 weeks ago
- USB Serial on the TinyFPGA BX☆135Updated 4 years ago
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆111Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 4 months ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆141Updated 7 months ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 4 months ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆34Updated 2 years ago
- Nitro USB FPGA core☆85Updated last year
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆257Updated 2 years ago
- ☆34Updated last year
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- A simple GPU on a TinyFPGA BX☆81Updated 7 years ago
- Exploring gate level simulation☆58Updated 6 months ago
- Reusable Verilog 2005 components for FPGA designs☆48Updated 8 months ago