smunaut / doom_riscv
Doom classic port to lightweight RISC‑V
☆87Updated 2 years ago
Alternatives and similar repositories for doom_riscv:
Users that are interested in doom_riscv are comparing it to the libraries listed below
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆98Updated 2 years ago
- Example LED blinking project for your FPGA dev board of choice☆171Updated 2 weeks ago
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆172Updated last year
- USB Serial on the TinyFPGA BX☆135Updated 3 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆89Updated 6 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆165Updated last year
- Virtual Development Board☆59Updated 3 years ago
- Naive Educational RISC V processor☆79Updated 5 months ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆68Updated 2 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆67Updated 8 months ago
- Miscellaneous ULX3S examples (advanced)☆76Updated last week
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆144Updated 3 years ago
- Nitro USB FPGA core☆84Updated last year
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆117Updated 4 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆120Updated this week
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆95Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- SoC based on VexRiscv and ICE40 UP5K☆153Updated 11 months ago
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆97Updated 7 months ago
- Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)☆36Updated 3 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆75Updated this week
- A pipelined RISC-V processor☆51Updated last year
- Experimental flows using nextpnr for Xilinx devices☆41Updated this week
- A FPGA core for a simple SDRAM controller.☆117Updated 3 years ago