smunaut / doom_riscv
Doom classic port to lightweight RISC‑V
☆88Updated 2 years ago
Alternatives and similar repositories for doom_riscv:
Users that are interested in doom_riscv are comparing it to the libraries listed below
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆89Updated 6 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆85Updated 6 years ago
- Example LED blinking project for your FPGA dev board of choice☆174Updated last month
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆68Updated 2 years ago
- Naive Educational RISC V processor☆79Updated 5 months ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆78Updated this week
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆98Updated 2 years ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆172Updated last year
- A pipelined RISC-V processor☆54Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆166Updated last year
- USB Serial on the TinyFPGA BX☆136Updated 3 years ago
- Exploring gate level simulation☆56Updated 2 years ago
- Nitro USB FPGA core☆84Updated last year
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- CoreScore☆146Updated 2 months ago
- Virtual Development Board☆59Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- A Full Hardware Real-Time Ray-Tracer☆99Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆77Updated last month
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- Code for Bruno Levy's learn-fpga tutorial written in Amaranth HDL☆101Updated 8 months ago
- A simple GPU on a TinyFPGA BX☆82Updated 6 years ago
- Linux capable RISC-V SoC designed to be readable and useful.☆141Updated 5 months ago
- SoC based on VexRiscv and ICE40 UP5K☆155Updated 2 weeks ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆96Updated last year
- Reusable Verilog 2005 components for FPGA designs☆40Updated last month
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆50Updated 2 months ago