beehive-fpga / beehive
☆14Updated last month
Alternatives and similar repositories for beehive:
Users that are interested in beehive are comparing it to the libraries listed below
- Framework for FPGA-accelerated Middlebox Development☆43Updated 2 years ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆23Updated 6 months ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆21Updated 2 years ago
- Ethernet switch implementation written in Verilog☆45Updated last year
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆15Updated last year
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆16Updated 3 weeks ago
- ☆23Updated 3 years ago
- Verilog PCI express components☆22Updated last year
- Open source RTL simulation acceleration on commodity hardware☆25Updated last year
- corundum work on vu13p☆18Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 7 months ago
- PCI Express controller model☆52Updated 2 years ago
- ESnet general-purpose FPGA design library.☆12Updated last week
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆46Updated 4 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆65Updated 2 months ago
- The official NaplesPU hardware code repository☆15Updated 5 years ago
- ☆16Updated 3 years ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆26Updated 8 months ago
- Open source FPGA-based NIC and platform for in-network compute☆61Updated 4 months ago
- BlackParrot on Zynq☆35Updated 3 weeks ago
- ☆12Updated last month
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆31Updated 3 months ago
- pcie-bench code for NetFPGA/VCU709 cards☆35Updated 6 years ago
- ☆24Updated last month
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆15Updated 10 months ago
- ☆51Updated 8 months ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- ☆10Updated 2 years ago
- ☆21Updated last week
- Xilinx AXI VIP example of use☆34Updated 3 years ago