beehive-fpga / beehiveLinks
☆20Updated last month
Alternatives and similar repositories for beehive
Users that are interested in beehive are comparing it to the libraries listed below
Sorting:
- AMD OpenNIC driver includes the Linux kernel driver☆70Updated 10 months ago
- Framework for FPGA-accelerated Middlebox Development☆48Updated 2 years ago
- Open source RTL simulation acceleration on commodity hardware☆32Updated 2 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆125Updated 3 weeks ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆93Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- BlackParrot on Zynq☆47Updated last week
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆18Updated 2 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆19Updated 7 months ago
- Network Development Kit (NDK) for FPGA cards with example application☆67Updated last week
- ☆18Updated this week
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆16Updated last year
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆31Updated last year
- ☆26Updated 4 years ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆34Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆25Updated 3 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆50Updated 4 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆22Updated 2 years ago
- AMD OpenNIC Shell includes the HDL source files☆132Updated 10 months ago
- PCI Express controller model☆69Updated 3 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆41Updated 7 years ago
- ☆30Updated 3 weeks ago
- Distributed Accelerator OS☆64Updated 3 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- ☆67Updated 4 years ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆18Updated 6 months ago
- ☆15Updated 5 years ago