☆23Sep 18, 2026Updated last month
Alternatives and similar repositories for core_tile
Users that are interested in core_tile are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆166Jun 8, 2026Updated 4 months ago
- Izumi is an instruction pipeline visualizer for Onikiri2-Kanata format based on Konata.☆13Feb 6, 2026Updated 8 months ago
- This technology implements a PQC accelerator for FPGA-based SoCs using HLS. It supports CRYSTALS-Kyber (ML-KEM) and CRYSTALS-Dilithium (M…☆26Jul 16, 2025Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Oct 24, 2026Updated last week
- A general technique to reduce memory consumption and improve the performance of gap-affine and dual gap-affine sequence alignment algorit…☆17Jan 22, 2026Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Galician corpus for misogyny detection☆17Jul 17, 2024Updated 2 years ago
- A Cybersecurity Awareness Web Application for Non-Technical Users.☆22Oct 13, 2023Updated 3 years ago
- ☆14Updated this week
- Experimental RISC-V assembler code snippets☆10Oct 23, 2019Updated 7 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆13Oct 9, 2026Updated 3 weeks ago
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 10 months ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- Fast and Optimal Affine-Gap Sequence-to-Graph Alignment☆37Jul 15, 2026Updated 3 months ago
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆26Oct 15, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Run interactive Linux on Nexys Video FPGA with Chipyard Rocket Core☆26Apr 7, 2026Updated 6 months ago
- ☆19Aug 27, 2022Updated 4 years ago
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆18Oct 8, 2026Updated 3 weeks ago
- ☆15Nov 26, 2024Updated last year
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- ☆17Apr 6, 2022Updated 4 years ago
- An energy-efficient RISC-V floating-point compute cluster.☆158Oct 2, 2026Updated 3 weeks ago
- The official repository of metro-mpi☆18Sep 3, 2025Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆122Oct 16, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Sigutils-related widgets☆17Dec 24, 2025Updated 10 months ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- Cohort Project☆19Oct 23, 2025Updated last year
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 3 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆39May 4, 2024Updated 2 years ago
- Dual-Core Out-of-Order MIPS CPU Design☆26May 8, 2025Updated last year
- HARV - HArdened Risc-V☆20Mar 10, 2022Updated 4 years ago
- ☆25Apr 24, 2026Updated 6 months ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆39Jan 19, 2026Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FPGA Many-core Processor Implementation☆11Nov 27, 2024Updated last year
- ☆24Sep 17, 2024Updated 2 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- ☆68Mar 31, 2025Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆125Nov 26, 2025Updated 11 months ago
- ☆39Oct 22, 2026Updated last week
- Two Level Cache Controller implementation in Verilog HDL☆69Jul 9, 2020Updated 6 years ago