☆12Mar 18, 2026Updated this week
Alternatives and similar repositories for Matchlib-Examples-Kit-For-Accellera-Synthesis-WG
Users that are interested in Matchlib-Examples-Kit-For-Accellera-Synthesis-WG are comparing it to the libraries listed below
Sorting:
- MatchLib Connections Toolkit - example designs leveraging Connections☆16Jan 6, 2026Updated 2 months ago
- A simple C++ CMake project to jump-start development of SystemC models and systems☆30Nov 24, 2024Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Mar 13, 2026Updated last week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆295Oct 30, 2025Updated 4 months ago
- ☆16Jan 18, 2025Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Jan 6, 2026Updated 2 months ago
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆12Jan 17, 2024Updated 2 years ago
- A modeling library with virtual components for SystemC and TLM simulators☆181Mar 15, 2026Updated last week
- Constrained random stimuli generation for C++ and SystemC☆53Nov 29, 2023Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆89Oct 8, 2024Updated last year
- SystemVerilog implemention of the TAGE branch predictor☆14May 26, 2021Updated 4 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 10 months ago
- Pulp virtual platform☆24Jul 16, 2025Updated 8 months ago
- ☆12Sep 18, 2024Updated last year
- An Eclipse 4 RCP based GUI to interact with SystemC simulators☆15Sep 22, 2025Updated 6 months ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated last year
- Hardcaml Verification Tools☆15Jan 15, 2026Updated 2 months ago
- macOS dotfiles☆12Dec 4, 2025Updated 3 months ago
- A header only C++11 library for functional coverage☆36Oct 5, 2022Updated 3 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆132Mar 14, 2026Updated last week
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆17Sep 17, 2013Updated 12 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Feb 12, 2026Updated last month
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- ☆17Sep 9, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated 3 weeks ago
- A fully serverless, event-driven data pipeline that ingests, enriches, validates, and visualizes real-time news data using AWS services. …☆25Aug 10, 2025Updated 7 months ago
- This repo includes any additional templates, files, or resources mentioned in the book "Looks Good To Me: Constructive Code Reviews" by m…☆14Jul 15, 2024Updated last year
- some knowleage about SystemC/TLM etc.☆29Mar 6, 2026Updated 2 weeks ago
- gdb python scripts for SystemC design introspection and tracing☆32Mar 24, 2019Updated 6 years ago
- ☆13Jun 22, 2017Updated 8 years ago
- ☆18Mar 25, 2023Updated 2 years ago
- COATCheck☆13Nov 4, 2018Updated 7 years ago
- Alloy models for automatic synthesis of memory model litmus test suites (from ASPLOS 2017)☆16Jan 26, 2024Updated 2 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆37Mar 11, 2026Updated last week
- CMake script for creating/running Android APK☆12Dec 30, 2017Updated 8 years ago
- A RISC-V RV32 model ready for SMT program synthesis.☆12Jun 23, 2021Updated 4 years ago
- ☆13Aug 22, 2022Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Mar 4, 2026Updated 2 weeks ago
- Function Plot plugin for Draw.io Desktop.☆21Apr 9, 2022Updated 3 years ago