Stuart-Swan / Matchlib-Examples-Kit-For-Accellera-Synthesis-WGLinks
☆10Updated this week
Alternatives and similar repositories for Matchlib-Examples-Kit-For-Accellera-Synthesis-WG
Users that are interested in Matchlib-Examples-Kit-For-Accellera-Synthesis-WG are comparing it to the libraries listed below
Sorting:
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated last month
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆121Updated last week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆43Updated last week
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")☆11Updated last year
- Example code for Modern SystemC using Modern C++☆67Updated 2 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- A simple C++ CMake project to jump-start development of SystemC models and systems☆28Updated 11 months ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- Public repository for PySysC, (From SC Common Practices Subgroup)☆53Updated last year
- Synopsys Verdi applet that presents a view of the source code running on a RISC-V processor with a simulation waveform.☆32Updated 5 years ago
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- matrix-coprocessor for RISC-V☆20Updated 6 months ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆27Updated last year
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 6 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆19Updated 7 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆30Updated 4 months ago
- SystemC training aimed at TLM.☆32Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- Public release☆56Updated 6 years ago
- DUTH RISC-V Microprocessor☆22Updated 10 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆20Updated 3 years ago