vlsi-lab / len5Links
LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.
☆16Updated last year
Alternatives and similar repositories for len5
Users that are interested in len5 are comparing it to the libraries listed below
Sorting:
- General Purpose AXI Direct Memory Access☆50Updated last year
- CORE-V MCU UVM Environment and Test Bench☆21Updated 10 months ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆11Updated 7 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 months ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- ☆21Updated 5 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Platform Level Interrupt Controller☆40Updated last year
- ☆29Updated last month
- ☆33Updated 6 years ago
- Complete tutorial code.☆20Updated last year
- ☆14Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- HYF's high quality verilog codes☆13Updated 5 months ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- ☆12Updated 2 months ago
- ☆12Updated 10 months ago
- ☆20Updated 5 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆32Updated 5 months ago
- UW reference flow for Free45PDK and The OpenROAD Project☆11Updated 4 years ago
- Design and UVM-TB of RISC -V Microprocessor☆20Updated 11 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆18Updated last week
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆60Updated 4 years ago
- ☆41Updated 3 years ago