vlsi-lab / len5Links
LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.
☆16Updated last year
Alternatives and similar repositories for len5
Users that are interested in len5 are comparing it to the libraries listed below
Sorting:
- General Purpose AXI Direct Memory Access☆55Updated last year
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆35Updated 3 weeks ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆67Updated 4 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated 3 weeks ago
- ☆97Updated last year
- CORE-V MCU UVM Environment and Test Bench☆21Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated last week
- Platform Level Interrupt Controller☆41Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated 11 months ago
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆60Updated 4 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 2 months ago
- ☆30Updated last week
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- ☆34Updated 6 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- DUTH RISC-V Microprocessor☆20Updated 8 months ago
- ☆33Updated 2 months ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 6 months ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆11Updated 9 months ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- Xilinx AXI VIP example of use☆41Updated 4 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆59Updated 2 years ago
- Two Level Cache Controller implementation in Verilog HDL☆51Updated 5 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆44Updated last year
- ☆12Updated 4 months ago
- SoC Based on ARM Cortex-M3☆32Updated 2 months ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆24Updated 7 years ago
- Complete tutorial code.☆21Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year