vlsi-lab / len5Links
LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.
☆16Updated last year
Alternatives and similar repositories for len5
Users that are interested in len5 are comparing it to the libraries listed below
Sorting:
- General Purpose AXI Direct Memory Access☆57Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆69Updated 4 years ago
- CORE-V MCU UVM Environment and Test Bench☆22Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- ☆97Updated last year
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated 11 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 2 months ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆35Updated last month
- ☆34Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆62Updated 4 years ago
- ☆35Updated 2 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆19Updated last month
- HLS for Networks-on-Chip☆35Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆35Updated 2 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆39Updated 3 years ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 7 months ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆11Updated 3 weeks ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆60Updated last year
- Advanced Architecture Labs with CVA6☆66Updated last year
- Two Level Cache Controller implementation in Verilog HDL☆52Updated 5 years ago
- SoC Based on ARM Cortex-M3☆32Updated 3 months ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- ☆30Updated this week
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆27Updated 3 years ago
- ☆12Updated 4 months ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆173Updated 9 months ago