LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.
☆21Oct 22, 2025Updated 7 months ago
Alternatives and similar repositories for len5
Users that are interested in len5 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆15Nov 12, 2025Updated 6 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆86Apr 1, 2026Updated last month
- ☆138Apr 24, 2026Updated last month
- ☆23Apr 24, 2026Updated last month
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆272May 15, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- C++ HDL (Hardware Description Language)☆48Updated this week
- A C version of Branch Predictor Simulator☆17Jul 10, 2024Updated last year
- matrix-coprocessor for RISC-V☆32Feb 27, 2026Updated 2 months ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆43Updated this week
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- ☆21May 8, 2025Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Updated this week
- RISC-V Nox core☆72Jul 22, 2025Updated 10 months ago
- The official NaplesPU hardware code repository☆24Jul 27, 2019Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freely…☆26Sep 26, 2024Updated last year
- CVA6 SDK containing RISC-V tools and Buildroot☆81Mar 27, 2026Updated last month
- FuseSoC standard core library☆164Apr 28, 2026Updated 3 weeks ago
- A C++ neural network library for machine learning☆16May 1, 2024Updated 2 years ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- ☆18Jul 26, 2024Updated last year
- APB Timer Unit☆14Oct 30, 2025Updated 6 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 128KB AXI cache (32-bit in, 256-bit out)☆57May 10, 2021Updated 5 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- ☆11Mar 12, 2024Updated 2 years ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated last year
- ☆13Aug 22, 2022Updated 3 years ago
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆45May 5, 2023Updated 3 years ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆15Apr 12, 2026Updated last month
- Designing means to communicate as an SPI master, being a part of AXI interface☆21Sep 14, 2023Updated 2 years ago
- ☆15Jul 5, 2019Updated 6 years ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆15Oct 15, 2016Updated 9 years ago