cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
☆121Feb 24, 2026Updated last week
Alternatives and similar repositories for cheriot-ibex
Users that are interested in cheriot-ibex are comparing it to the libraries listed below
Sorting:
- Sail code model of the CHERIoT ISA☆47Feb 25, 2026Updated last week
- The RTOS components for the CHERIoT research platform☆156Updated this week
- A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI☆48Feb 25, 2026Updated last week
- Design files and associated documentation for Sonata PCB, part of the Sunburst Project☆20Apr 1, 2025Updated 11 months ago
- ☆11Jul 12, 2023Updated 2 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37May 4, 2024Updated last year
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11May 21, 2024Updated last year
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- CHERI ISA Specification☆26Jan 22, 2026Updated last month
- ☆132Aug 14, 2025Updated 6 months ago
- Benchmark suite for real-time behavior, including interrupt latency and context switching times☆15Oct 20, 2021Updated 4 years ago
- CROSSCON-Hypervisor, a Lightweight Hypervisor☆21Dec 19, 2025Updated 2 months ago
- ☆18May 13, 2025Updated 9 months ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- ☆59Mar 31, 2025Updated 11 months ago
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆112Sep 24, 2025Updated 5 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- Репозиторий факультатива по функциональной верификации НИУ МИЭТ☆16Aug 24, 2024Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆34Updated this week
- Getting Started with CheriBSD☆15Feb 11, 2026Updated 3 weeks ago
- AIA IP compliant with the RISC-V AIA spec☆46Jan 27, 2025Updated last year
- ☆32Jan 21, 2026Updated last month
- ☆28Mar 31, 2025Updated 11 months ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Updated this week
- ☆93Feb 24, 2026Updated last week
- IOPMP IP☆22Jul 11, 2025Updated 7 months ago
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆84Nov 26, 2025Updated 3 months ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆54Apr 11, 2020Updated 5 years ago
- RISC-V IOMMU in verilog☆23Jun 18, 2022Updated 3 years ago
- Syrup is a simple binary way of preserving data on the wire, with perhaps a few extra calories.☆27Feb 17, 2026Updated 2 weeks ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆61Jan 7, 2026Updated last month
- FreeBSD adapted for CHERI-RISC-V and Arm Morello.☆207Updated this week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Jan 19, 2021Updated 5 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆488Feb 25, 2026Updated last week
- ☆21Feb 20, 2026Updated last week
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago