comsec-group / mucfiLinks
Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's operands to the program counter.
☆14Updated 2 months ago
Alternatives and similar repositories for mucfi
Users that are interested in mucfi are comparing it to the libraries listed below
Sorting:
- A Modular Open-Source Hardware Fuzzing Framework☆34Updated 3 years ago
- ☆17Updated 4 months ago
- Hardware Formal Verification☆15Updated 5 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆14Updated this week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 2 months ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆20Updated 10 months ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆25Updated last year
- ☆16Updated 4 years ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆108Updated 3 years ago
- ☆18Updated last year
- All the tools you need to reproduce the CellIFT paper experiments☆21Updated 6 months ago
- A fault-injection framework using Chisel and FIRRTL☆37Updated 3 months ago
- Simple UVM environment for experimenting with Verilator.☆23Updated 3 months ago
- Testing processors with Random Instruction Generation☆45Updated last month
- RTLMeter benchmark suite☆23Updated last week
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆18Updated 2 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆88Updated last year
- RTLCheck☆22Updated 6 years ago
- ☆64Updated 3 months ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- ☆17Updated 3 weeks ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- HW Design Collateral for Caliptra RoT IP☆110Updated this week
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 5 years ago
- design and verification of asynchronous circuits☆40Updated last month
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆19Updated 2 years ago
- Fuzzing for SpinalHDL☆16Updated 2 years ago