comsec-group / mucfiLinks
Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's operands to the program counter.
☆14Updated last month
Alternatives and similar repositories for mucfi
Users that are interested in mucfi are comparing it to the libraries listed below
Sorting:
- ☆16Updated 4 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 10 months ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆13Updated this week
- RTLMeter benchmark suite☆20Updated 3 weeks ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- Hardware Formal Verification☆15Updated 4 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated last month
- HW Design Collateral for Caliptra RoT IP☆103Updated this week
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆19Updated 9 months ago
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 2 months ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆25Updated last year
- Testing processors with Random Instruction Generation☆44Updated last month
- RTLCheck☆22Updated 6 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆37Updated last year
- Simple UVM environment for experimenting with Verilator.☆23Updated 3 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆18Updated last month
- ☆64Updated 2 months ago
- ☆9Updated 9 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆87Updated last year
- ☆18Updated last year
- CMake based hardware build system☆29Updated last week
- A fault-injection framework using Chisel and FIRRTL☆37Updated 2 months ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆38Updated last month
- ☆10Updated 3 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆110Updated 2 months ago
- SCARV: a side-channel hardened RISC-V platform☆20Updated 4 years ago