comsec-group / mucfiLinks
Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's operands to the program counter.
☆13Updated 3 months ago
Alternatives and similar repositories for mucfi
Users that are interested in mucfi are comparing it to the libraries listed below
Sorting:
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- A RISC-V RV32 model ready for SMT program synthesis.☆11Updated 4 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆33Updated 3 years ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆18Updated 7 months ago
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆24Updated last year
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆33Updated last year
- Project Repo for the Simulator Independent Coverage Research☆19Updated 2 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆15Updated 4 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆13Updated this week
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated last week
- ☆19Updated 11 months ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- ☆16Updated 3 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- ☆14Updated last week
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- ☆12Updated 9 months ago
- Testing processors with Random Instruction Generation☆38Updated 2 weeks ago
- YosysHQ SVA AXI Properties☆40Updated 2 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 3 weeks ago
- ☆18Updated last year
- RiVer Core is an open source Python based RISC-V Core Verification framework.☆22Updated last week
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 6 years ago
- Simple UVM environment for experimenting with Verilator.☆21Updated last month
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 8 months ago
- Hardware Formal Verification☆15Updated 4 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated last month
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago