Microarchitectural control flow integrity (πCFI) verification checks whether there exists a control or data flow from instruction's operands to the program counter.
β16Jul 2, 2026Updated 3 months ago
Alternatives and similar repositories for mucfi
Users that are interested in mucfi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- All the tools you need to reproduce the CellIFT paper experimentsβ23Feb 11, 2025Updated last year
- β36Mar 31, 2025Updated last year
- A fork of Yosys that integrates the CellIFT passβ14Sep 12, 2026Updated last month
- β26Mar 1, 2023Updated 3 years ago
- MathLib DAC 2023 versionβ13Sep 11, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer β’ AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A microcode-feedback-enhaced post-silicon x86 CPU fuzzerβ18May 15, 2026Updated 5 months ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assemblyβ17Jun 7, 2021Updated 5 years ago
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)β23Dec 5, 2024Updated last year
- β40Updated this week
- New implementation of protocolsβ15Updated this week
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)β144Aug 30, 2024Updated 2 years ago
- β16Oct 12, 2026Updated 2 weeks ago
- Code repository for Coppelia toolβ22Nov 12, 2020Updated 5 years ago
- SystemVerilog Linter based on pyslangβ34May 5, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform β’ AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulationβ52Apr 22, 2025Updated last year
- Software artifacts for "UC-Check: Characterizing Micro-operation Caches in x86 Processors and Implications in Security and Performance" (β¦β10Dec 27, 2021Updated 4 years ago
- Automated Vulnerability Detection Framework for Transient Execution Vulnerabilities (IEEE S&P '26)β38Apr 17, 2026Updated 6 months ago
- Artefacts for: "VMScape: Exposing and Exploiting Incomplete Branch Predictor Isolation in Cloud Environments"β44May 5, 2026Updated 5 months ago
- The purpose of the repo is to support CORE-V Wally architectural verificationβ20Nov 11, 2025Updated 11 months ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users caβ¦β22Aug 23, 2026Updated 2 months ago
- Fuzz everything! Now let's fuzz chip!β46Jun 5, 2026Updated 4 months ago
- β15Updated this week
- Main repo for Go2UVM source code, examples and appsβ21Mar 31, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways β’ AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations madeβ¦β105Mar 29, 2024Updated 2 years ago
- β16May 25, 2026Updated 5 months ago
- SystemVerilog RTL Linter for YoSysβ25Nov 22, 2024Updated last year
- Input / Output Physical Memory Protection Unit for RISC-Vβ17Jul 20, 2023Updated 3 years ago
- XiangShanLab is the open-source XiangShan ecosystem's entry layer β a learning, practice, and collaboration hub spanning the RISC-V proceβ¦β58Updated this week
- RISC-V Directed Test Framework and Compliance Suite, RiESCUEβ72Sep 16, 2026Updated last month
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocolβ20Oct 19, 2026Updated last week
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown β¦β15Jan 17, 2025Updated last year
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabilitiβ¦β29Sep 28, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer β’ AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repository contains the code of Intel(R) SAT Solver (IntelSAT)β39Mar 25, 2025Updated last year
- Iodine: Verifying Constant-Time Execution of Hardwareβ18Mar 29, 2021Updated 5 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at onceβ14Mar 27, 2025Updated last year
- A hardware model checker for hyperpropertiesβ18Jun 14, 2024Updated 2 years ago
- β15Dec 6, 2023Updated 2 years ago
- Artifact Evaluation of "GhostCache: Timer- and Counter-Free Cache Attacks Exploiting Weak Coherence on RISC-V and ARM Chips" (CCS 2025)β25Jul 19, 2025Updated last year
- Proof-of-concept implementation for the paper "Indirect Meltdown: Building Novel Side-Channel Attacks from Transient Execution Attacks" (β¦β23Sep 24, 2023Updated 3 years ago