pulp-platform / svaseLinks
☆32Updated 7 months ago
Alternatives and similar repositories for svase
Users that are interested in svase are comparing it to the libraries listed below
Sorting:
- An automatic clock gating utility☆50Updated 4 months ago
- ☆49Updated 4 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- A configurable SRAM generator☆53Updated this week
- Characterizer☆30Updated 2 weeks ago
- Open source RTL simulation acceleration on commodity hardware☆29Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- SpiceBind – spice inside HDL simulator☆53Updated last month
- Making cocotb testbenches that bit easier☆36Updated last month
- Open-source PDK version manager☆22Updated last week
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- SystemVerilog Linter based on pyslang☆31Updated 3 months ago
- ☆42Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- Open source process design kit for 28nm open process☆60Updated last year
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆18Updated last month
- ☆29Updated this week
- ☆31Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- ☆38Updated 3 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆35Updated 3 weeks ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆20Updated 3 years ago
- SystemVerilog frontend for Yosys☆151Updated 2 weeks ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 9 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆88Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago