pulp-platform / svaseLinks
☆32Updated 4 months ago
Alternatives and similar repositories for svase
Users that are interested in svase are comparing it to the libraries listed below
Sorting:
- An automatic clock gating utility☆48Updated last month
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆14Updated last month
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago
- ☆44Updated 2 months ago
- ☆36Updated 2 years ago
- ☆41Updated 3 years ago
- Characterizer☆22Updated 2 weeks ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆30Updated last month
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- A configurable SRAM generator☆50Updated this week
- ☆18Updated 11 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- Open source process design kit for 28nm open process☆56Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- Making cocotb testbenches that bit easier☆29Updated 2 months ago
- SystemVerilog frontend for Yosys☆117Updated last week
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆6Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆49Updated 6 months ago
- Home of the open-source EDA course.☆41Updated 2 months ago
- An open source generator for standard cell based memories.☆13Updated 8 years ago
- ☆31Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- SRAM☆22Updated 4 years ago
- SystemVerilog Linter based on pyslang☆30Updated 3 weeks ago
- Library of open source Process Design Kits (PDKs)☆42Updated last week
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 2 weeks ago