pulp-platform / svaseLinks
☆32Updated 6 months ago
Alternatives and similar repositories for svase
Users that are interested in svase are comparing it to the libraries listed below
Sorting:
- An automatic clock gating utility☆50Updated 3 months ago
- A configurable SRAM generator☆53Updated 3 weeks ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- ☆47Updated 4 months ago
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- Characterizer☆29Updated 2 months ago
- SystemVerilog Linter based on pyslang☆31Updated 3 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆87Updated last year
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆35Updated last week
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆18Updated last week
- Open source process design kit for 28nm open process☆60Updated last year
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 8 months ago
- SystemVerilog frontend for Yosys☆148Updated last week
- Making cocotb testbenches that bit easier☆34Updated 3 weeks ago
- SpiceBind – spice inside HDL simulator☆48Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last month
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- ☆41Updated 3 years ago
- ☆38Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆115Updated last year
- ☆19Updated last year
- SystemVerilog RTL Linter for YoSys☆21Updated 8 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Open-source PDK version manager☆18Updated last month
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago