pulp-platform / svaseLinks
☆32Updated 9 months ago
Alternatives and similar repositories for svase
Users that are interested in svase are comparing it to the libraries listed below
Sorting:
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- A configurable SRAM generator☆56Updated 2 months ago
- An automatic clock gating utility☆50Updated 6 months ago
- Characterizer☆30Updated 2 months ago
- ☆57Updated 6 months ago
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆19Updated 3 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆37Updated 2 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- ☆20Updated 3 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- Open-source PDK version manager☆27Updated 2 weeks ago
- SystemVerilog frontend for Yosys☆166Updated this week
- Open source process design kit for 28nm open process☆65Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆31Updated 2 years ago
- ☆19Updated last year
- ☆43Updated 3 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 11 months ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- SpiceBind – spice inside HDL simulator☆56Updated 3 months ago
- ☆38Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- SystemVerilog Linter based on pyslang☆31Updated 5 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- ☆84Updated 2 years ago