☆33Jan 7, 2025Updated last year
Alternatives and similar repositories for svase
Users that are interested in svase are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆95Apr 10, 2026Updated 3 weeks ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 8 months ago
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆26Jan 6, 2026Updated 3 months ago
- ☆60Jul 11, 2025Updated 9 months ago
- SystemVerilog frontend for Yosys☆215Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆62Mar 31, 2025Updated last year
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- Scalable Interface for RISC-V ISA Extensions☆25Apr 7, 2026Updated 3 weeks ago
- ☆14Jun 12, 2024Updated last year
- Open-source PDK version manager☆47Apr 23, 2026Updated last week
- An automatic clock gating utility☆52Apr 15, 2025Updated last year
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Apr 8, 2026Updated 3 weeks ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆44Apr 13, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated last year
- A configurable SRAM generator☆61Mar 4, 2026Updated last month
- ☆25Apr 12, 2026Updated 2 weeks ago
- A pipelined RISC-V processor☆64Dec 1, 2023Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 2 months ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆16Mar 26, 2026Updated last month
- A dependency management tool for hardware projects.☆365Apr 22, 2026Updated last week
- ☆42Apr 9, 2026Updated 3 weeks ago
- An easy-to-use, silicon-proven (e)FPGA generator with an integrated CAD toolchain 🏗️☆249Apr 23, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CATCH 1.0, Initial full release of CATCH cost model.☆16Mar 3, 2026Updated last month
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆157Feb 2, 2026Updated 2 months ago
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- Coriolis VLSI EDA Tool (LIP6)☆84Apr 20, 2026Updated last week
- Design files and associated documentation for Sonata PCB, part of the Sunburst Project☆20Apr 1, 2025Updated last year
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆96Feb 26, 2026Updated 2 months ago
- Efabless mpw7 submission☆15May 6, 2024Updated last year
- Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more☆15Apr 3, 2025Updated last year
- SystemVerilog compiler and language services☆1,014Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Parasitic capacitance analysis of foundry metal stackups☆17Jan 12, 2026Updated 3 months ago
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 10 months ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆199Apr 9, 2026Updated 3 weeks ago
- Open source process design kit for 28nm open process☆79Apr 23, 2024Updated 2 years ago
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆94Mar 12, 2026Updated last month
- C++ header-only exact synthesis library☆18Jan 18, 2023Updated 3 years ago
- Characterizer☆35Nov 19, 2025Updated 5 months ago