☆33Jan 7, 2025Updated last year
Alternatives and similar repositories for svase
Users that are interested in svase are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fabric generator and CAD tools graphical frontend☆19Updated this week
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆110Aug 31, 2026Updated last month
- ☆68Mar 31, 2025Updated last year
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- ☆65Jul 11, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆14Jun 12, 2024Updated 2 years ago
- ☆40Sep 10, 2026Updated 3 weeks ago
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- An Open-Source Toolchain for Top-Metal IC Art and Ultra-High-Fidelity GDSII Renders☆31Sep 30, 2026Updated last week
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Oct 2, 2026Updated last week
- SystemVerilog design elaborator into word-level netlist form☆251Updated this week
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A pipelined RISC-V processor☆65Dec 1, 2023Updated 2 years ago
- CATCH 1.0, Initial full release of CATCH cost model.☆21Mar 3, 2026Updated 7 months ago
- Dockerized FPGA toolchains containing openxc7, f4pga, vivado and more☆18Sep 12, 2026Updated 3 weeks ago
- LunaPnR is a place and router for integrated circuits☆47Feb 11, 2026Updated 7 months ago
- ☆48Updated this week
- A dependency management tool for hardware projects.☆395Oct 1, 2026Updated last week
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated last month
- SystemVerilog RTL Linter for YoSys☆24Nov 22, 2024Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A configurable SRAM generator☆72Updated this week
- HeiChips 2025 Tapeout on IHP SG13G2 130nm process☆23Apr 10, 2026Updated 5 months ago
- Hardware transactions library for Amaranth☆32Sep 7, 2026Updated last month
- Design files and associated documentation for Sonata PCB, part of the Sunburst Project☆22Apr 1, 2025Updated last year
- Coriolis VLSI EDA Tool (LIP6)☆93Aug 28, 2026Updated last month
- RTLMeter benchmark suite☆33Updated this week
- Spire is a Python embedded domain-specific language (DSL) for RTL generation. Its built-in optimizations reduce area and delay of circuit…☆44Updated this week
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- A Python package for creating and solving constrained randomization problems.☆19Sep 24, 2026Updated 2 weeks ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Efabless mpw7 submission☆16May 6, 2024Updated 2 years ago
- SystemVerilog compiler and language services☆1,157Updated this week
- Project template for wafer.space MPW runs using the gf180mcu PDK☆57Updated this week
- A Python library for working with logic networks, synthesis, and optimization.☆88Updated this week
- [MIGRATED to https://codeberg.org/prjunnamed/prjunnamed] End-to-end synthesis and P&R toolchain☆95Mar 12, 2026Updated 6 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆106May 8, 2026Updated 5 months ago
- ☆23Dec 11, 2025Updated 9 months ago