HPAI-BSC / TuRTLeLinks
TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)
☆37Updated 3 weeks ago
Alternatives and similar repositories for TuRTLe
Users that are interested in TuRTLe are comparing it to the libraries listed below
Sorting:
- Fast Symbolic Repair of Hardware Design Code☆32Updated 11 months ago
- ☆53Updated 3 months ago
- This is a python repo for flattening Verilog☆20Updated last week
- An open-source benchmark for generating design RTL with natural language☆152Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆96Updated last year
- ☆33Updated 8 months ago
- ☆193Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆55Updated last year
- ☆40Updated 9 months ago
- ☆43Updated last year
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆19Updated 10 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆47Updated last year
- ☆55Updated 7 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆47Updated 2 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- Equivalence checking with Yosys☆53Updated 3 weeks ago
- ☆32Updated last week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- Fix syntax errors of LLM-generated RTL☆39Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆76Updated last month
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆35Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆30Updated 8 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆60Updated 7 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆243Updated 10 months ago
- CMake based hardware build system☆35Updated 2 weeks ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆34Updated 8 months ago
- Open source RTL simulation acceleration on commodity hardware☆33Updated 2 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- Generative Benchmark for LLM-Aided Hardware Design☆25Updated 6 months ago