HPAI-BSC / TuRTLeLinks
TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)
☆30Updated last month
Alternatives and similar repositories for TuRTLe
Users that are interested in TuRTLe are comparing it to the libraries listed below
Sorting:
- Fast Symbolic Repair of Hardware Design Code☆26Updated 9 months ago
- This is a python repo for flattening Verilog☆20Updated 5 months ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆18Updated 8 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆44Updated this week
- ☆49Updated last month
- Equivalence checking with Yosys☆49Updated 3 weeks ago
- Advanced Architecture Labs with CVA6☆69Updated last year
- ☆17Updated 4 months ago
- ☆19Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- An open-source benchmark for generating design RTL with natural language☆135Updated 11 months ago
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago
- ☆80Updated this week
- ☆54Updated 5 months ago
- A configurable SRAM generator☆56Updated 2 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆39Updated last year
- ☆41Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- CMake based hardware build system☆31Updated last week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆63Updated last week
- ☆24Updated 5 months ago
- Generative Benchmark for LLM-Aided Hardware Design☆23Updated 4 months ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆27Updated 2 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆17Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆50Updated 10 months ago
- LLM4HWDesign Starting Toolkit☆18Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago