HPAI-BSC / TuRTLeLinks
TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)
☆28Updated last month
Alternatives and similar repositories for TuRTLe
Users that are interested in TuRTLe are comparing it to the libraries listed below
Sorting:
- Fast Symbolic Repair of Hardware Design Code☆26Updated 8 months ago
- This is a python repo for flattening Verilog☆19Updated 4 months ago
- ☆40Updated last year
- ☆24Updated 5 months ago
- An open-source benchmark for generating design RTL with natural language☆133Updated 11 months ago
- ☆49Updated last month
- ☆28Updated 5 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year
- Open source RTL simulation acceleration on commodity hardware☆29Updated 2 years ago
- ☆54Updated 4 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 11 months ago
- ☆17Updated 3 months ago
- ☆184Updated 11 months ago
- CMake based hardware build system☆31Updated this week
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- ☆19Updated last year
- LLM4HWDesign Starting Toolkit☆18Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆18Updated 7 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated last month
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆63Updated 6 months ago
- ☆14Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated last week
- Equivalence checking with Yosys☆46Updated 2 weeks ago
- CGRA framework with vectorization support.☆35Updated 2 weeks ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆56Updated 4 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆59Updated last year
- Fix syntax errors of LLM-generated RTL☆39Updated last year
- GL0AM GPU Accelerated Gate Level Logic Simulator☆27Updated last month