Alternatives and similar repositories for TuRTLe

Users that are interested in TuRTLe are comparing it to the libraries listed below

• IPRC-DIP / CodeV
  ☆53Updated 3 months ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆30Updated 10 months ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆20Updated 6 months ago
• AUCOHL / RTL-Repo
  RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24
  ☆27Updated last year
• NVlabs / RTLFixer
  Fix syntax errors of LLM-generated RTL
  ☆39Updated last year
• AutoBench / CorrectBench
  ☆31Updated 8 months ago
• HEP-SoC / SoCMake
  CMake based hardware build system
  ☆35Updated this week
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆95Updated last year
• shailja-thakur / VGen
  ☆193Updated last year
• QiMeng-IPRC / QiMeng-cpu-v1
  ☆26Updated 7 months ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆52Updated last week
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆33Updated 2 years ago
• euphoric-hardware / rtl-simulation-reading
  ☆18Updated 3 weeks ago
• openhwgroup / cv-hpdcache-verif
  Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.
  ☆19Updated 9 months ago
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆53Updated 11 months ago
• UIUC-ChenLab / Chrysalis-HLS
  ☆15Updated last year
• HKUST-GZ-VLSI / Design-Dataset
  This is a repo to store circuit design datasets
  ☆19Updated last year
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆150Updated last year
• AutoBench / AutoBench
  ☆33Updated 8 months ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆44Updated last year
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆54Updated 6 months ago
• shailja-thakur / AutoChip
  ☆39Updated 9 months ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆56Updated 3 months ago
• yaoxufeng / RTLRewriter-Bench
  ☆41Updated last year
• ics-jku / riscv-vp-plusplus
  RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…
  ☆47Updated last month
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆75Updated 8 months ago
• chipsalliance / systemc-compiler
  Intel Compiler for SystemC
  ☆26Updated 2 years ago
• masc-ucsc / hdlagent
  LLM Agent for Hardware Description Language
  ☆20Updated 6 months ago
• dian-lun-lin / RTLflow
  A GPU acceleration flow for RTL simulation with batch stimulus
  ☆116Updated last year
• esa-tu-darmstadt / SCAIE-V
  An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:
  ☆16Updated last year