HPAI-BSC / TuRTLeLinks
TuRTLe: A Unified Evaluation of LLMs for RTL Generation π’ (MLCAD 2025)
β30Updated last month
Alternatives and similar repositories for TuRTLe
Users that are interested in TuRTLe are comparing it to the libraries listed below
Sorting:
- Fast Symbolic Repair of Hardware Design Codeβ26Updated 9 months ago
- This is a python repo for flattening Verilogβ20Updated 5 months ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.β18Updated 8 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute fβ¦β44Updated this week
- β49Updated last month
- Equivalence checking with Yosysβ49Updated 3 weeks ago
- Advanced Architecture Labs with CVA6β69Updated last year
- β17Updated 4 months ago
- β19Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulusβ115Updated last year
- An open-source benchmark for generating design RTL with natural languageβ135Updated 11 months ago
- Open source RTL simulation acceleration on commodity hardwareβ30Updated 2 years ago
- β80Updated this week
- β54Updated 5 months ago
- A configurable SRAM generatorβ56Updated 2 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMsβ39Updated last year
- β41Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations madeβ¦β89Updated last year
- CMake based hardware build systemβ31Updated last week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator bβ¦β63Updated last week
- β24Updated 5 months ago
- Generative Benchmark for LLM-Aided Hardware Designβ23Updated 4 months ago
- GL0AM GPU Accelerated Gate Level Logic Simulatorβ27Updated 2 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generatorsβ37Updated 2 years ago
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLsβ17Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)β50Updated 10 months ago
- LLM4HWDesign Starting Toolkitβ18Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Designβ58Updated 5 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"β40Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebraβ57Updated 3 years ago