TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)
☆42Feb 23, 2026Updated 2 months ago
Alternatives and similar repositories for TuRTLe
Users that are interested in TuRTLe are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Evaluate your model using advanced prompt strategies☆21Jan 30, 2026Updated 3 months ago
- Administrative repository for the Integrated Matrix Extension Task Group☆36Apr 25, 2026Updated last week
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆14Mar 24, 2025Updated last year
- ☆14Jun 12, 2024Updated last year
- This is the fork of CVA6 intended for PULP development.☆22Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- CMake based hardware build system☆38Apr 24, 2026Updated last week
- SystemVerilog FSM generator☆36May 5, 2024Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- Datasets for EDA LLM research☆43Jan 17, 2025Updated last year
- ☆32Apr 13, 2026Updated 3 weeks ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- RISC-V Integrated Matrix Development Repository☆24Updated this week
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- Verilog evaluation benchmark for large language model☆421Jul 14, 2025Updated 9 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆87Jan 15, 2026Updated 3 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆37Updated this week
- CVA6 softcore contest☆24Apr 17, 2026Updated 2 weeks ago
- A tool for synthesizing Verilog programs☆114Aug 25, 2025Updated 8 months ago
- [AAAI 2025] The official code of the paper "InverseCoder: Unleashing the Power of Instruction-Tuned Code LLMs with Inverse-Instruct"(http…☆14Jul 10, 2024Updated last year
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆16Jan 29, 2024Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Aug 2, 2020Updated 5 years ago
- ☆12Jun 22, 2023Updated 2 years ago
- Examples in the MLX framework☆11Sep 23, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The source code that empowers OpenROAD Cloud☆13Jun 29, 2020Updated 5 years ago
- ☆16Apr 24, 2026Updated last week
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated 2 months ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆29May 4, 2025Updated last year
- Programming Language Logos☆18May 25, 2022Updated 3 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 2 years ago
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆32Sep 19, 2025Updated 7 months ago
- A type-safe, formally verifiable HDL compiler in Lean 4. Inspired by Clash, built for high-assurance hardware synthesis.☆60Apr 24, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Apr 29, 2026Updated last week
- ☆19Aug 30, 2020Updated 5 years ago
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆21Dec 23, 2024Updated last year
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆13Apr 1, 2022Updated 4 years ago
- enchmarking Large Language Models' Resistance to Malicious Code☆16Apr 23, 2026Updated last week
- ☆22Apr 9, 2025Updated last year
- ☆102Mar 5, 2026Updated 2 months ago