TuRTLe: A Unified Evaluation of LLMs for RTL Generation π’ (MLCAD 2025, ACM TODAES 2026)
β51Jul 22, 2026Updated 2 months ago
Alternatives and similar repositories for TuRTLe
Users that are interested in TuRTLe are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- β238Jun 8, 2026Updated 4 months ago
- β18Jul 26, 2026Updated 2 months ago
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augmentβ¦β14Mar 24, 2025Updated last year
- SystemVerilog file list prunerβ19Sep 14, 2026Updated last month
- β50May 18, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer β’ AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuitsβ35Aug 25, 2024Updated 2 years ago
- The first large scale formally verified reasoning dataset for Verilogβ25May 16, 2025Updated last year
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Cachesβ18Dec 14, 2025Updated 10 months ago
- LLM Evaluation Benchmark on Hardware Formal Verificationβ45Apr 3, 2025Updated last year
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verificationβ26Jan 28, 2026Updated 8 months ago
- β30Jan 30, 2025Updated last year
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verificationβ36Dec 11, 2025Updated 10 months ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineersβ44Jul 9, 2025Updated last year
- A high-efficiency hybrid solving CEC algorithmβ14May 25, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting β’ AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generatiβ¦β29Sep 25, 2025Updated last year
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Modelβ17Jan 29, 2024Updated 2 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codesβ91Aug 4, 2026Updated 2 months ago
- β17Feb 5, 2026Updated 8 months ago
- Datasets for EDA LLM researchβ46Jan 17, 2025Updated last year
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.β17Aug 13, 2022Updated 4 years ago
- β43Dec 21, 2025Updated 9 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunxβ¦β30Apr 9, 2025Updated last year
- β65Sep 4, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform β’ AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examplesβ35May 4, 2025Updated last year
- A Lean-embedded framework to verify Verilog modulesβ16Oct 6, 2026Updated last week
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)β32Jun 23, 2025Updated last year
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"β27Dec 17, 2024Updated last year
- β63Jul 13, 2026Updated 3 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)β35Oct 20, 2024Updated last year
- Administrative repository for the Integrated Matrix Extension Task Groupβ39Jul 27, 2026Updated 2 months ago
- Verilog evaluation benchmark for large language modelβ482Jul 14, 2025Updated last year
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)β62May 21, 2025Updated last year
- Virtual machines for every use case on DigitalOcean β’ AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)β41Jun 17, 2025Updated last year
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)β14Nov 2, 2023Updated 2 years ago
- RISC-V Integrated Matrix Development Repositoryβ27Updated this week
- β14Jun 12, 2024Updated 2 years ago
- β13Aug 12, 2022Updated 4 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graphβ¦β152Jul 23, 2025Updated last year
- Open-source, agent-agnostic RTL formal verification skill library for AI coding agents: JasperGold FPV, SVA, proof optimization, and TCL β¦β34Sep 29, 2026Updated 2 weeks ago