HPAI-BSC / TuRTLeView external linksLinks
TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)
☆38Updated this week
Alternatives and similar repositories for TuRTLe
Users that are interested in TuRTLe are comparing it to the libraries listed below
Sorting:
- Administrative repository for the Integrated Matrix Extension Task Group☆33Dec 15, 2025Updated last month
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- CMake based hardware build system☆35Jan 30, 2026Updated 2 weeks ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆24Updated this week
- ET Accelerator Firmware and Runtime☆35Jan 29, 2026Updated 2 weeks ago
- SystemVerilog FSM generator☆33May 5, 2024Updated last year
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- This is the fork of CVA6 intended for PULP development.☆22Updated this week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 3, 2026Updated last week
- ☆127Aug 14, 2025Updated 6 months ago
- CVA6 softcore contest☆21Feb 3, 2026Updated last week
- Verilog evaluation benchmark for large language model☆372Jul 14, 2025Updated 7 months ago
- Complete tutorial code.☆23Apr 29, 2024Updated last year
- ☆32Jan 21, 2026Updated 3 weeks ago
- ☆33Sep 14, 2025Updated 5 months ago
- ☆90Feb 4, 2026Updated last week
- ☆12Aug 12, 2022Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- SimADFuzz: Simulation-Feedback Fuzz Testing for Autonomous Driving Systems☆10Apr 11, 2025Updated 10 months ago
- An ARMv8 virtual platform based on QEMU and VCML☆47Updated this week
- An Abstractive Summarization(for Datasets in English format) Implementation with Transformer and Pointer-generator☆12Dec 31, 2020Updated 5 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- This repo is the artifact of FUEL☆13Dec 2, 2025Updated 2 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Source code for ISSTA'24 paper "AI Coders Are Among Us: Rethinking Programming Language Grammar Towards Efficient Code Generation"☆12Oct 21, 2024Updated last year
- pytorch版损失函数，改写自科学空间文章，【通过互信息思想来缓解类别不平衡问题】、【将“softmax+交叉熵”推广到多标签分类问题】☆12Aug 22, 2021Updated 4 years ago
- A tool for synthesizing Verilog programs☆109Aug 25, 2025Updated 5 months ago
- livecoding talk for oscon 2018☆10Jul 18, 2018Updated 7 years ago
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 2 years ago
- Semantic Scaffolds for Pseudocode-to-Code Generation (accepted by ACL 2020)☆14Jun 7, 2021Updated 4 years ago
- Chameleon: A MatMul-Free TCN Accelerator for End-to-End Few-Shot and Continual Learning from Sequential Data☆25Jun 6, 2025Updated 8 months ago
- Examples in the MLX framework☆11Sep 23, 2024Updated last year
- ☆14Mar 26, 2025Updated 10 months ago
- SystemVerilog file list pruner☆16Updated this week
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 6 months ago
- Offical implementation of our paper "Exploring the Potential of Diffusion Large Language Models in Code Generation".☆20Oct 29, 2025Updated 3 months ago
- ☆13May 8, 2025Updated 9 months ago