TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)
☆39Feb 23, 2026Updated last week
Alternatives and similar repositories for TuRTLe
Users that are interested in TuRTLe are comparing it to the libraries listed below
Sorting:
- Administrative repository for the Integrated Matrix Extension Task Group☆33Dec 15, 2025Updated 2 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- CMake based hardware build system☆35Feb 27, 2026Updated last week
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- ET Accelerator Firmware and Runtime☆35Feb 18, 2026Updated 2 weeks ago
- SystemVerilog FSM generator☆35May 5, 2024Updated last year
- Evaluate your model using advanced prompt strategies☆21Jan 30, 2026Updated last month
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- This is the fork of CVA6 intended for PULP development.☆22Feb 24, 2026Updated last week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆34Updated this week
- ☆132Aug 14, 2025Updated 6 months ago
- CVA6 softcore contest☆22Updated this week
- Verilog evaluation benchmark for large language model☆378Jul 14, 2025Updated 7 months ago
- Complete tutorial code.☆23Apr 29, 2024Updated last year
- ☆32Jan 21, 2026Updated last month
- ☆33Sep 14, 2025Updated 5 months ago
- ☆12Aug 12, 2022Updated 3 years ago
- ☆93Updated this week
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- SimADFuzz: Simulation-Feedback Fuzz Testing for Autonomous Driving Systems☆10Apr 11, 2025Updated 10 months ago
- An Educational Framework Based on PyTorch for Deep Learning Education and Exploration☆10Dec 24, 2023Updated 2 years ago
- Datasets for EDA LLM research☆38Jan 17, 2025Updated last year
- An ARMv8 virtual platform based on QEMU and VCML☆47Feb 9, 2026Updated 3 weeks ago
- An Abstractive Summarization(for Datasets in English format) Implementation with Transformer and Pointer-generator☆12Dec 31, 2020Updated 5 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- A giant Bash script that builds Linux From Scratch☆12Nov 4, 2024Updated last year
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Source code for ISSTA'24 paper "AI Coders Are Among Us: Rethinking Programming Language Grammar Towards Efficient Code Generation"☆12Oct 21, 2024Updated last year
- This repo is the artifact of FUEL☆13Dec 2, 2025Updated 3 months ago
- Python3入门机器学习 经典算法与应用 学习☆11Nov 9, 2018Updated 7 years ago
- 经典的嵌入式OS - ucos-II 2.52版本全注释，仅供学习交流使用。☆12Oct 16, 2019Updated 6 years ago
- A tool for synthesizing Verilog programs☆112Aug 25, 2025Updated 6 months ago
- pytorch实现聊天机器人，seq2seq模型☆10Feb 9, 2020Updated 6 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆13Mar 24, 2025Updated 11 months ago
- ☆13Feb 13, 2026Updated 3 weeks ago
- A Flexible Cache Architectural Simulator☆17Sep 16, 2025Updated 5 months ago
- SystemVerilog file list pruner☆16Updated this week
- simple 4-BIT CPU with 74-serials chip，origin by Kaoru Tonami in his book “How to build a CPU”☆14Oct 19, 2024Updated last year