Alternatives and similar repositories for TuRTLe

Users that are interested in TuRTLe are comparing it to the libraries listed below

• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆28Updated 10 months ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆20Updated 6 months ago
• yaoxufeng / RTLRewriter-Bench
  ☆40Updated last year
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆51Updated last week
• euphoric-hardware / rtl-simulation-reading
  ☆18Updated last week
• shailja-thakur / VGen
  ☆190Updated last year
• AutoBench / AutoBench
  ☆32Updated 7 months ago
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆142Updated last year
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆55Updated 5 months ago
• Qimeng-ICT / Qimeng-1
  ☆26Updated 6 months ago
• IPRC-DIP / CodeV
  ☆52Updated 2 months ago
• openhwgroup / cv-hpdcache-verif
  Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.
  ☆19Updated 9 months ago
• ics-jku / riscv-vp-plusplus
  RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…
  ☆45Updated 2 weeks ago
• AutoBench / CorrectBench
  ☆30Updated 7 months ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆33Updated 7 months ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆42Updated last year
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆72Updated 7 months ago
• AUCOHL / RTL-Repo
  RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24
  ☆25Updated last year
• UIUC-ChenLab / Chrysalis-HLS
  ☆15Updated last year
• aichipdesign / chipgptv
  Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
  ☆31Updated 5 months ago
• HKUST-GZ-VLSI / Design-Dataset
  This is a repo to store circuit design datasets
  ☆19Updated last year
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆92Updated last year
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆52Updated 11 months ago
• NVlabs / RTLFixer
  Fix syntax errors of LLM-generated RTL
  ☆39Updated last year
• Entropy-xcy / sns
  ☆20Updated 3 years ago
• ChatDesignVerification / GenBen
  Generative Benchmark for LLM-Aided Hardware Design
  ☆23Updated 5 months ago
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆32Updated 2 years ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆57Updated 3 months ago
• GATECH-EIC / LLM4HWDesign_Starting_Toolkit
  LLM4HWDesign Starting Toolkit
  ☆18Updated last year
• pku-dasys / cocoon
  An infrastructure for integrated EDA
  ☆42Updated 2 years ago