Alternatives and similar repositories for schematics

Users that are interested in schematics are comparing it to the libraries listed below

• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆108Updated 3 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆163Updated last month
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆181Updated this week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆169Updated last week
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆123Updated this week
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆220Updated 9 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆77Updated last year
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆82Updated last week
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆89Updated 2 weeks ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆51Updated 8 months ago
• antmicro / sv-bugpoint
  ☆32Updated last month
• pulp-platform / croc
  A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
  ☆175Updated this week
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆116Updated 7 months ago
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆95Updated last year
• pulp-platform / cheshire-ihp130-o
  ☆58Updated 8 months ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆214Updated this week
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆162Updated last month
• PrincetonUniversity / prga
  Open-source FPGA research and prototyping framework.
  ☆210Updated last year
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆238Updated 3 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated last year
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆91Updated 2 months ago
• zeroasiccorp / umi
  Universal Memory Interface (UMI)
  ☆155Updated this week
• pulp-platform / svase
  ☆33Updated 11 months ago
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆103Updated last year
• tdb-alcorn / chisel-formal
  ☆23Updated 4 years ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆184Updated last year
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆52Updated 2 weeks ago
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆114Updated last year
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆33Updated last week