Alternatives and similar repositories for schematics

Users that are interested in schematics are comparing it to the libraries listed below

• lac-dcc / chimera
  A tool for synthesizing Verilog programs
  ☆108Updated 4 months ago
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆163Updated 2 months ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆186Updated last week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆175Updated this week
• najaeda / naja
  Structural Netlist API (and more) for EDA post synthesis flow development
  ☆129Updated this week
• Kuree / hgdb
  Hardware generator debugger
  ☆77Updated last year
• ucsc-vama / essent
  high-performance RTL simulator
  ☆184Updated last year
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆223Updated 10 months ago
• openhwgroup / cva5
  The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.
  ☆124Updated 6 months ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆89Updated last month
• chipsalliance / yosys-f4pga-plugins
  Plugins for Yosys developed as part of the F4PGA project.
  ☆83Updated last year
• pulp-platform / croc
  A PULP SoC for education, easy to understand and extend with a full flow for a physical design.
  ☆183Updated this week
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆116Updated 7 months ago
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆93Updated last year
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆51Updated 8 months ago
• PrincetonUniversity / AutoSVA
  AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…
  ☆96Updated last year
• openformal / sva_basics
  This repository is compilation of basics of System Verilog Assertions in context of formal verification
  ☆24Updated 6 years ago
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆134Updated last month
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆114Updated last year
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆214Updated last week
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆101Updated this week
• NVlabs / GEM
  Open-source RTL logic simulator with CUDA acceleration
  ☆249Updated 3 months ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆54Updated last month
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆242Updated 4 months ago
• antmicro / sv-bugpoint
  ☆34Updated last week
• pulp-platform / axi_riscv_atomics
  AXI Adapter(s) for RISC-V Atomic Operations
  ☆66Updated 3 weeks ago
• rsnikhil / Learn_Bluespec_and_RISCV_Design
  Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
  ☆92Updated 2 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated last year
• pulp-platform / tech_cells_generic
  Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
  ☆75Updated last month
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆65Updated last year