gilani / fpfmaLinks
Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)
☆22Updated 12 years ago
Alternatives and similar repositories for fpfma
Users that are interested in fpfma are comparing it to the libraries listed below
Sorting:
- ☆29Updated 6 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Updated 3 weeks ago
- HLS for Networks-on-Chip☆39Updated 4 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- An example Hardware Processing Engine☆12Updated 3 years ago
- Ratatoskr NoC Simulator☆29Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Updated 2 months ago
- Public release☆58Updated 6 years ago
- CNN accelerator☆29Updated 8 years ago
- ☆31Updated 5 years ago
- Documentation for the entire CGRAFlow☆19Updated 4 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- Project repo for the POSH on-chip network generator☆52Updated 10 months ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Updated 10 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆76Updated 6 years ago
- DUTH RISC-V Microprocessor☆23Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆29Updated last year
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆23Updated 2 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- ☆33Updated 2 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆62Updated last month
- Andes Vector Extension support added to riscv-dv☆18Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆37Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Updated 11 months ago
- ☆20Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 3 years ago
- The official NaplesPU hardware code repository☆22Updated 6 years ago