gilani / fpfmaLinks
Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)
☆21Updated 12 years ago
Alternatives and similar repositories for fpfma
Users that are interested in fpfma are comparing it to the libraries listed below
Sorting:
- ☆27Updated 5 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated 3 weeks ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- CNN accelerator☆27Updated 8 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆56Updated 10 months ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- Public release☆57Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- ☆53Updated 6 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- ☆29Updated 5 years ago
- Template for project1 TPU☆19Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆29Updated 2 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆21Updated 9 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 6 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 5 months ago
- ☆36Updated 4 years ago
- ☆34Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- DUTH RISC-V Microprocessor☆20Updated 8 months ago
- course design☆22Updated 7 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- ☆18Updated 3 weeks ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- A repository for SystemC Learning examples☆70Updated 2 years ago