gilani / fpfmaLinks
Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)
☆22Updated 12 years ago
Alternatives and similar repositories for fpfma
Users that are interested in fpfma are comparing it to the libraries listed below
Sorting:
- ☆28Updated 6 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated this week
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- CNN accelerator☆27Updated 8 years ago
- HLS for Networks-on-Chip☆37Updated 4 years ago
- Public release☆58Updated 6 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆32Updated last week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆68Updated last week
- An example Hardware Processing Engine☆12Updated 2 years ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- Project repo for the POSH on-chip network generator☆52Updated 8 months ago
- ☆31Updated 5 years ago
- Documentation for the entire CGRAFlow☆19Updated 4 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆21Updated 2 years ago
- ☆28Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- ☆12Updated last month
- DUTH RISC-V Superscalar Microprocessor☆32Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆71Updated 5 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆23Updated 10 years ago
- DUTH RISC-V Microprocessor☆22Updated last year
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆17Updated 9 months ago
- The official NaplesPU hardware code repository☆20Updated 6 years ago
- ☆20Updated last month
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆35Updated last year
- ☆17Updated last month
- ☆10Updated 3 years ago