gilani / fpfma
Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)
☆18Updated 11 years ago
Alternatives and similar repositories for fpfma:
Users that are interested in fpfma are comparing it to the libraries listed below
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 2 weeks ago
- ☆25Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆15Updated last year
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- CNN accelerator☆27Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆31Updated 5 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- SRAM☆21Updated 4 years ago
- Reconfigurable Binary Engine☆16Updated 3 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- ☆12Updated 8 months ago
- ☆25Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆20Updated 6 months ago
- eyeriss-chisel3☆40Updated 2 years ago
- tpu-systolic-array-weight-stationary☆20Updated 3 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- DUTH RISC-V Microprocessor☆19Updated 3 months ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆13Updated 11 months ago
- ☆19Updated 10 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆20Updated 9 years ago