gilani / fpfmaLinks
Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)
☆22Updated 12 years ago
Alternatives and similar repositories for fpfma
Users that are interested in fpfma are comparing it to the libraries listed below
Sorting:
- ☆28Updated 6 years ago
- HLS for Networks-on-Chip☆39Updated 4 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆21Updated last month
- Ratatoskr NoC Simulator☆29Updated 4 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- Template for project1 TPU☆21Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆35Updated last year
- Development of a Network on Chip Simulation using SystemC.☆33Updated 8 years ago
- ☆31Updated 5 years ago
- An example Hardware Processing Engine☆12Updated 2 years ago
- CNN accelerator☆28Updated 8 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆76Updated last month
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Updated 10 months ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆39Updated last year
- ☆33Updated last month
- DUTH RISC-V Superscalar Microprocessor☆33Updated last year
- Public release☆58Updated 6 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆74Updated 6 years ago
- ☆15Updated 3 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- ☆37Updated 2 months ago
- The official NaplesPU hardware code repository☆21Updated 6 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Updated 10 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆40Updated 6 years ago
- DUTH RISC-V Microprocessor☆23Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆60Updated 3 weeks ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago