gilani / fpfmaLinks
Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)
☆21Updated 12 years ago
Alternatives and similar repositories for fpfma
Users that are interested in fpfma are comparing it to the libraries listed below
Sorting:
- ☆27Updated 5 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated 2 weeks ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- CNN accelerator☆27Updated 8 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆57Updated 11 months ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆20Updated 2 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- An example Hardware Processing Engine☆11Updated 2 years ago
- Project repo for the POSH on-chip network generator☆50Updated 5 months ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Lab code for three-day lecture, "Designing CNN Accelerators using Bluespec System Verilog", given at SNU in December 2017☆31Updated 6 years ago
- ☆29Updated 5 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- The official NaplesPU hardware code repository☆18Updated 6 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆34Updated 11 months ago
- DUTH RISC-V Microprocessor☆20Updated 9 months ago
- ☆13Updated 6 months ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆21Updated 9 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- ☆27Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Updated 9 years ago
- Public release☆57Updated 6 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- ☆35Updated 6 years ago