gilani / fpfma
Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)
☆19Updated 11 years ago
Alternatives and similar repositories for fpfma:
Users that are interested in fpfma are comparing it to the libraries listed below
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 3 weeks ago
- ☆26Updated 5 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆17Updated last year
- CNN accelerator☆28Updated 7 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆30Updated 2 years ago
- ☆32Updated 6 years ago
- ☆25Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last month
- ☆15Updated 10 months ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Ratatoskr NoC Simulator☆24Updated 4 years ago
- SRAM☆22Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆40Updated 7 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆24Updated 7 months ago
- DUTH RISC-V Microprocessor☆18Updated 5 months ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- Public release☆51Updated 5 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Updated 5 years ago
- A systolic array matrix multiplier☆24Updated 5 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- RTL code of some arbitration algorithm☆14Updated 5 years ago