jingpu / Halide-HLSLinks
HLS branch of Halide
☆78Updated 7 years ago
Alternatives and similar repositories for Halide-HLS
Users that are interested in Halide-HLS are comparing it to the libraries listed below
Sorting:
- ☆82Updated 8 months ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆141Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆164Updated 3 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- A pre-RTL, power-performance model for fixed-function accelerators☆180Updated last year
- ☆30Updated 6 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Updated 6 years ago
- ☆88Updated 2 years ago
- A DSL for Systolic Arrays☆81Updated 6 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 8 years ago
- CGRA Compilation Framework☆88Updated 2 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- MAERI public release☆31Updated 4 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆61Updated 3 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- MAESTRO binary release☆22Updated 5 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- EQueue Dialect☆40Updated 3 years ago
- ☆24Updated 4 years ago
- ☆19Updated 5 years ago