HLS branch of Halide
☆79Jul 6, 2018Updated 7 years ago
Alternatives and similar repositories for Halide-HLS
Users that are interested in Halide-HLS are comparing it to the libraries listed below
Sorting:
- ☆82Feb 7, 2025Updated last year
- ☆11Sep 14, 2020Updated 5 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Nov 7, 2023Updated 2 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Apr 20, 2024Updated last year
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago
- Tool for optimize CNN blocking☆95Mar 22, 2020Updated 5 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Oct 8, 2018Updated 7 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆57Sep 15, 2020Updated 5 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆24Feb 8, 2026Updated 3 weeks ago
- ☆104Jun 27, 2022Updated 3 years ago
- Next generation CGRA generator☆118Feb 14, 2026Updated 2 weeks ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Jul 29, 2021Updated 4 years ago
- Public Release of Stream-Dataflow☆14May 17, 2019Updated 6 years ago
- ☆15Jul 7, 2020Updated 5 years ago
- CNNs in Halide☆23Oct 22, 2015Updated 10 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- ☆16Apr 13, 2018Updated 7 years ago
- ☆87Mar 5, 2024Updated last year
- ☆72Feb 16, 2023Updated 3 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last week
- A reference implementation of the Mind Mappings Framework.☆30Dec 2, 2021Updated 4 years ago
- A domain-specific language and compiler for image processing☆76Mar 20, 2021Updated 4 years ago
- A translator from c to MLIR☆33Nov 15, 2021Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆182Aug 16, 2025Updated 6 months ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆376Jan 20, 2025Updated last year
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Dec 5, 2023Updated 2 years ago
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆289Jun 2, 2024Updated last year
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆335Jan 20, 2025Updated last year
- Elemental code snippets written in Halide language.☆87Aug 15, 2019Updated 6 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 3 years ago
- Vitis HLS LLVM source code and examples☆403Sep 30, 2025Updated 5 months ago
- Release of stream-specialization software/hardware stack.☆120May 5, 2023Updated 2 years ago