FPGA version of Rodinia in HLS C/C++
☆42Dec 24, 2020Updated 5 years ago
Alternatives and similar repositories for rodinia-hls
Users that are interested in rodinia-hls are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆28Jun 18, 2020Updated 6 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆173Nov 7, 2023Updated 2 years ago
- Synthesizable Higher-Order Functions (Patterns) for C++☆17Oct 3, 2018Updated 7 years ago
- ☆30Apr 26, 2019Updated 7 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆137Apr 1, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- ☆13Apr 15, 2025Updated last year
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆207Nov 14, 2021Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Feb 17, 2021Updated 5 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆55Mar 31, 2026Updated 3 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- Starlight: A Kernel Optimizer for GPU Processing☆16Jan 10, 2024Updated 2 years ago
- ☆41Jul 1, 2026Updated last week
- Spector: An OpenCL FPGA Benchmark Suite☆50Feb 2, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Template Repository for Xilinx HLS design flow☆12Nov 18, 2021Updated 4 years ago
- Public Release of Stream-Dataflow☆14May 17, 2019Updated 7 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 4 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Oct 8, 2018Updated 7 years ago
- Tuning Assistant for Floating point to Fixed point Optimization☆19Mar 26, 2022Updated 4 years ago
- A domain-specific language and compiler for image processing☆78Mar 20, 2021Updated 5 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Apr 11, 2023Updated 3 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated last year
- This repo contains instructions, benchmarks, and files for running user space networking in gem5 simulator.☆12Aug 1, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆342Jan 20, 2025Updated last year
- ☆10Sep 12, 2025Updated 9 months ago
- Chinese Guide for Alveo Getting Started☆12May 18, 2020Updated 6 years ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆16May 22, 2025Updated last year
- ☆26Dec 1, 2020Updated 5 years ago
- ☆19Mar 16, 2022Updated 4 years ago
- ☆13Sep 22, 2022Updated 3 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆41Jun 12, 2026Updated 3 weeks ago
- ☆28Feb 7, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Co-processor for whole genome alignment☆13Jun 6, 2020Updated 6 years ago
- PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.☆31Apr 9, 2026Updated 3 months ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- Image Registration on FPGAs☆21Aug 28, 2022Updated 3 years ago
- ☆19Nov 21, 2022Updated 3 years ago
- ☆35Sep 12, 2019Updated 6 years ago
- RedEye is a vision sensor designed to execute early stages of a deep convolutional neural network (ConvNet) in the analog domain. This re…☆14Dec 16, 2016Updated 9 years ago