KastnerRG / spector
Spector: An OpenCL FPGA Benchmark Suite
☆46Updated 6 years ago
Alternatives and similar repositories for spector:
Users that are interested in spector are comparing it to the libraries listed below
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated 2 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- ☆57Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆70Updated 5 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- ☆86Updated last year
- CGRA Compilation Framework☆83Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆164Updated last year
- ☆86Updated 2 years ago
- FPGA version of Rodinia in HLS C/C++☆35Updated 4 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 2 months ago
- ☆91Updated last year
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆34Updated 4 years ago
- ☆23Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- ☆15Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32Updated 10 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- CGRA framework with vectorization support.☆29Updated this week
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago