tayo / GraphOps
A Dataflow library for graph analytics acceleration
☆14Updated 8 years ago
Related projects ⓘ
Alternatives and complementary repositories for GraphOps
- Graph accelerator on FPGAs and ASICs☆12Updated 6 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆21Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆16Updated 2 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆29Updated last year
- A graph linear algebra overlay☆49Updated last year
- STONNE Simulator integrated into SST Simulator☆17Updated 7 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 9 months ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Updated 9 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆18Updated 3 years ago
- The programming runtime and interfaces for ARENA.☆14Updated 3 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 3 years ago
- ☆23Updated 3 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆14Updated 11 months ago
- ☆24Updated 7 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- Heterogeneous simulator for DECADES Project☆29Updated 5 months ago
- The Chronos FPGA Framework to accelerate ordered applications☆21Updated 4 years ago
- Source code for the evaluated benchmarks and proposed cache management technique, GRASP, in [Faldu et al., HPCA'20].☆17Updated 4 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- Fibertree emulator☆12Updated 2 weeks ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆34Updated 4 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆21Updated 3 years ago
- PIM-ML is a benchmark for training machine learning algorithms on the UPMEM architecture, which is the first publicly-available real-worl…☆18Updated last year