tayo / GraphOpsLinks
A Dataflow library for graph analytics acceleration
☆14Updated 9 years ago
Alternatives and similar repositories for GraphOps
Users that are interested in GraphOps are comparing it to the libraries listed below
Sorting:
- Graph accelerator on FPGAs and ASICs☆12Updated 6 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆20Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 3 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 5 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆18Updated 4 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆37Updated 3 years ago
- ☆24Updated 4 years ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 3 years ago
- HLS-based Graph Processing Framework on FPGAs☆147Updated 2 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 6 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- NeuraChip Accelerator Simulator☆13Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- ☆65Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- ☆16Updated 2 years ago
- This repo is to collect the state-of-the-art GNN hardware acceleration paper☆54Updated 4 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆125Updated 5 years ago
- Source code for the evaluated benchmarks and proposed cache management technique, GRASP, in [Faldu et al., HPCA'20].☆17Updated 5 years ago
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆44Updated 2 years ago
- agile hardware-software co-design☆50Updated 3 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago