tayo / GraphOps
A Dataflow library for graph analytics acceleration
☆14Updated 9 years ago
Alternatives and similar repositories for GraphOps:
Users that are interested in GraphOps are comparing it to the libraries listed below
- Graph accelerator on FPGAs and ASICs☆12Updated 6 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- Source code for the evaluated benchmarks and proposed cache management technique, GRASP, in [Faldu et al., HPCA'20].☆17Updated 5 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- A graph linear algebra overlay☆51Updated last year
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- ☆13Updated 10 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 10 months ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆34Updated 4 years ago
- ☆9Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆50Updated 5 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆11Updated 8 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 4 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆15Updated last year
- NeuraChip Accelerator Simulator☆11Updated 10 months ago
- Heterogeneous simulator for DECADES Project☆32Updated 9 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 2 years ago
- GARDENIA: Graph Analytics Repository for Designing Efficient Next-generation Accelerators☆30Updated 2 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Updated 9 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆47Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ☆23Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆17Updated 2 years ago