tayo / GraphOpsLinks
A Dataflow library for graph analytics acceleration
☆14Updated 9 years ago
Alternatives and similar repositories for GraphOps
Users that are interested in GraphOps are comparing it to the libraries listed below
Sorting:
- Graph accelerator on FPGAs and ASICs☆12Updated 6 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆18Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆12Updated 9 months ago
- Source code for the evaluated benchmarks and proposed cache management technique, GRASP, in [Faldu et al., HPCA'20].☆17Updated 5 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆18Updated 4 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 5 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 6 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 3 years ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 3 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- ☆10Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆37Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- ☆16Updated 2 years ago
- NeuraChip Accelerator Simulator☆12Updated last year
- ☆24Updated 4 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Updated 9 years ago
- ☆20Updated 2 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆12Updated last year
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago