tayo / GraphOps
A Dataflow library for graph analytics acceleration
☆14Updated 9 years ago
Alternatives and similar repositories for GraphOps
Users that are interested in GraphOps are comparing it to the libraries listed below
Sorting:
- Graph accelerator on FPGAs and ASICs☆12Updated 6 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- Source code for the evaluated benchmarks and proposed cache management technique, GRASP, in [Faldu et al., HPCA'20].☆17Updated 5 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Source code for "HitGraph: High-throughput Graph Processing"☆10Updated 4 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆21Updated 6 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆16Updated last year
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆11Updated 8 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆36Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- This repo is to collect the state-of-the-art GNN hardware acceleration paper☆54Updated 3 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- NeuraChip Accelerator Simulator☆11Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- ☆23Updated 4 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 3 years ago
- ☆20Updated 2 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Updated 9 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆18Updated 4 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- A Fast Graph Update Library for FPGA-based Dynamic Graph Processing☆9Updated 3 years ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆34Updated 4 years ago
- The programming runtime and interfaces for ARENA.☆14Updated 3 years ago
- ☆13Updated 10 years ago