tayo / GraphOpsLinks
A Dataflow library for graph analytics acceleration
☆14Updated 9 years ago
Alternatives and similar repositories for GraphOps
Users that are interested in GraphOps are comparing it to the libraries listed below
Sorting:
- Graph accelerator on FPGAs and ASICs☆11Updated 7 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- GARDENIA: Graph Analytics Repository for Designing Efficient Next-generation Accelerators☆33Updated 3 years ago
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆17Updated 4 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆20Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- NeuraChip Accelerator Simulator☆14Updated last year
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆17Updated 2 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆36Updated 3 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆57Updated 5 years ago
- Source code for the evaluated benchmarks and proposed cache management technique, GRASP, in [Faldu et al., HPCA'20].☆18Updated 5 years ago
- This repo is to collect the state-of-the-art GNN hardware acceleration paper☆54Updated 4 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆13Updated 11 months ago
- The Chronos FPGA Framework to accelerate ordered applications☆23Updated 5 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 3 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆22Updated 7 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 4 years ago
- HLS-based Graph Processing Framework on FPGAs☆148Updated 2 years ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago
- ☆24Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago
- This is a processing-in-memory simulator which models 3D-stacked memory within gem5. Also includes the workloads used for IMPICA (In-Memo…☆46Updated 8 years ago
- agile hardware-software co-design☆50Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago