Liu-Cheng / graph_accelerator
Graph accelerator on FPGAs and ASICs
☆12Updated 6 years ago
Alternatives and similar repositories for graph_accelerator:
Users that are interested in graph_accelerator are comparing it to the libraries listed below
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- A Dataflow library for graph analytics acceleration☆14Updated 9 years ago
- ☆20Updated 2 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆21Updated 6 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆11Updated 8 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated 3 years ago
- Source code for the evaluated benchmarks and proposed cache management technique, GRASP, in [Faldu et al., HPCA'20].☆17Updated 5 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- ☆23Updated 4 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆16Updated last year
- ☆13Updated 5 years ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- NeuraChip Accelerator Simulator☆11Updated 11 months ago
- ☆10Updated 2 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 3 years ago
- ☆25Updated 3 years ago
- Source code for "HitGraph: High-throughput Graph Processing"☆10Updated 4 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 4 years ago