Liu-Cheng / graph_accelerator
Graph accelerator on FPGAs and ASICs
☆12Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for graph_accelerator
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- A Dataflow library for graph analytics acceleration☆14Updated 8 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- agile hardware-software co-design☆44Updated 2 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆11Updated 7 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆14Updated 10 months ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆16Updated 2 years ago
- ☆11Updated 3 months ago
- ☆60Updated 3 years ago
- ☆13Updated 4 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 7 months ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- 3D-FPIM: An Extreme Energy-Efficient DNN Acceleration System Using 3D NAND Flash-Based In-Situ PIM Unit (MICRO 2022)☆10Updated last year
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆21Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 3 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 8 months ago
- A graph linear algebra overlay☆49Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆28Updated last year
- ☆18Updated 3 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- ☆18Updated last year
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Updated 7 months ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- ☆25Updated 3 years ago
- EQueue Dialect☆39Updated 2 years ago