Liu-Cheng / graph_accelerator
Graph accelerator on FPGAs and ASICs
☆12Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for graph_accelerator
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- A Dataflow library for graph analytics acceleration☆14Updated 8 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆11Updated 7 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆21Updated 2 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- A graph linear algebra overlay☆49Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 9 months ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆16Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 7 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆29Updated last year
- ☆13Updated 4 years ago
- ☆11Updated 3 months ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 3 years ago
- NATSA is the first near-data-processing accelerator for time series analysis based on the Matrix Profile (SCRIMP) algorithm. NATSA exploi…☆13Updated last year
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- ☆18Updated 2 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆14Updated 11 months ago
- ☆60Updated 3 years ago
- ☆23Updated 3 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- The programming runtime and interfaces for ARENA.☆14Updated 3 years ago
- ☆25Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- agile hardware-software co-design☆46Updated 2 years ago
- ☆23Updated 3 years ago
- An end-to-end GCN inference accelerator written in HLS☆18Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago