Liu-Cheng / graph_accelerator
Graph accelerator on FPGAs and ASICs
☆12Updated 6 years ago
Alternatives and similar repositories for graph_accelerator:
Users that are interested in graph_accelerator are comparing it to the libraries listed below
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆17Updated 2 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago
- A Dataflow library for graph analytics acceleration☆14Updated 9 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆11Updated 8 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- ☆18Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 10 months ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆23Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- Hybrid Memory Cube Simulation & Research Infrastructure☆15Updated last year
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated 3 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A Cycle-level simulator for M2NDP☆23Updated 2 months ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 2 years ago
- ☆13Updated 5 years ago
- PIM-DL: Expanding the Applicability of Commodity DRAM-PIMs for Deep Learning via Algorithm-System Co-Optimization☆28Updated last year
- A graph linear algebra overlay☆51Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆32Updated 2 years ago
- NeuraChip Accelerator Simulator☆11Updated 9 months ago
- [HPCA 2022] GCoD: Graph Convolutional Network Acceleration via Dedicated Algorithm and Accelerator Co-Design☆35Updated 2 years ago
- Source code for "HitGraph: High-throughput Graph Processing"☆10Updated 4 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year
- ☆9Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago