Alternatives and similar repositories for LLM-DSE

Users that are interested in LLM-DSE are comparing it to the libraries listed below

• UCLA-VAST / HARP

  View on GitHub
  ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS
  ☆24May 23, 2024Updated last year
• UCLA-VAST / Stream-HLS

  View on GitHub
  An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs
  ☆59Aug 1, 2025Updated 6 months ago
• dimdano / adapt

  View on GitHub
  Fast Emulation of Approximate DNN Accelerators in PyTorch
  ☆29Feb 23, 2024Updated last year
• UCLA-VAST / AutoDSE

  View on GitHub
  ACM TODAES Best Paper Award, 2022
  ☆32Oct 24, 2023Updated 2 years ago
• bheemhh1 / 3D_NoC

  View on GitHub
  Extending BookSim2.0 and HotSpot6.0 for Power, Performance and Thermal evaluation of 3D NoC Architectures
  ☆12Aug 9, 2019Updated 6 years ago
• baihuirong / Flappy-Bird-SFML-Learning

  View on GitHub
  FlappyBird愤怒的小鸟 c++游戏实现 学习代码
  ☆10Nov 16, 2018Updated 7 years ago
• youyicloud / cifar-10

  View on GitHub
  ☆11Aug 8, 2018Updated 7 years ago
• Bhagya-laxmi / nn_noxim

  View on GitHub
  Network on chip based neural network accelerator
  ☆10Mar 25, 2021Updated 4 years ago
• Davxx / gem5_Garnet2.0_extensions

  View on GitHub
  Fork of the gem5 simulator with Garnet2.0 and DSENT extensions
  ☆13Jan 28, 2019Updated 7 years ago
• pmarinroig / c-vae

  View on GitHub
  A fully functional Convolutional VAE implemented in pure C from scratch.
  ☆23Jan 19, 2026Updated 3 weeks ago
• hzkuang / HGBO-DSE

  View on GitHub
  ☆11Aug 5, 2023Updated 2 years ago
• liuff19 / ReScore

  View on GitHub
  [ICLR 2023] ReScore: Boosting Causal Discovery via Adaptive Sample Reweighting
  ☆11Mar 11, 2023Updated 2 years ago
• sharc-lab / HLSFactory

  View on GitHub
  HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond
  ☆48Jan 15, 2026Updated last month
• qqlzfmn / Digital-Image-Processing

  View on GitHub
  数字图像处理课程实验(Matlab)
  ☆14Jun 26, 2018Updated 7 years ago
• BiEchi / chipyard

  View on GitHub
  ☆10Oct 8, 2021Updated 4 years ago
• stanford-ppl / pir

  View on GitHub
  ☆15Mar 24, 2023Updated 2 years ago
• FuyuWang / Soter

  View on GitHub
  ☆12Jan 7, 2025Updated last year
• nullromo / compression-accelerator

  View on GitHub
  Implementation of the Snappy compression algorithm as a RoCC accelerator
  ☆12Jul 29, 2019Updated 6 years ago
• ellisk42 / LambdaBeam

  View on GitHub
  ☆13Dec 31, 2023Updated 2 years ago
• ahegazy / vlsi-notes

  View on GitHub
  Digital IC design and vlsi notes
  ☆13Jun 24, 2020Updated 5 years ago
• msyksphinz-self / chisel-soc

  View on GitHub
  ☆10Dec 28, 2020Updated 5 years ago
• UCLA-VAST / TAPA-CS

  View on GitHub
  ☆13May 23, 2024Updated last year
• sarashs / FPGA_AGI

  View on GitHub
  ☆14Aug 1, 2024Updated last year
• Qingchuan-Ma / IC-designer

  View on GitHub
  note about IC knowledge
  ☆10Sep 7, 2022Updated 3 years ago
• penfever / marvis

  View on GitHub
  MARVIS (Modality Adaptive Reasoning over VISualizations) is an 'everything predictor' powered by VLMs + embeddings
  ☆14Sep 15, 2025Updated 5 months ago
• efabless / EF_UART

  View on GitHub
  Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP
  ☆15Feb 18, 2025Updated 11 months ago
• daajoe / GPUSAT

  View on GitHub
  ☆11Sep 29, 2021Updated 4 years ago
• liang-aquarius / ca_model

  View on GitHub
  A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…
  ☆17Sep 5, 2019Updated 6 years ago
• booksim / netrace

  View on GitHub
  Netrace: a network packet trace reader
  ☆14Jun 16, 2014Updated 11 years ago
• bestRenekton / taoland-react

  View on GitHub
  a front-end blog powered by TypeScript,React,Koa,SSR,Docker,PWA
  ☆11Feb 2, 2020Updated 6 years ago
• v00id852 / LittleChip

  View on GitHub
  Little RISC-V 3-stage Pipeline CPU
  ☆16Jun 14, 2021Updated 4 years ago
• Wang-kaifei / UCAS_matrix

  View on GitHub
  ☆11Jan 14, 2021Updated 5 years ago
• merledu / Riscv-Single-Cycle-Cores

  View on GitHub
  This repository contains the implementation of RISC-V Single Cycle Cores done by Undergraduate Students by using CHISEL and Functional Pr…
  ☆10Oct 12, 2022Updated 3 years ago
• dimdano / gan-hls

  View on GitHub
  Accelerated Image Reconstruction using Generative Adversarial Networks on Cloud FPGAs
  ☆11Aug 27, 2021Updated 4 years ago
• kimianoorbakhsh / Verilog-Matrix-Multiplier

  View on GitHub
  Final Project for Digital Systems Design Course, Fall 2020
  ☆17Jul 20, 2022Updated 3 years ago
• RohanNagar / parallel-logic-networks

  View on GitHub
  Gate-Level Simulation on a GPU
  ☆10Nov 22, 2016Updated 9 years ago
• vint-1 / chipdiffusion

  View on GitHub
  Chip Placement with Diffusion Models (ICML 2025)
  ☆20Jun 27, 2025Updated 7 months ago
• freecores / an-fpga-implementation-of-low-latency-noc-based-mpsoc

  View on GitHub
  NoC based MPSoC
  ☆11Jul 17, 2014Updated 11 years ago
• ArmDeveloperEcosystem / cmn-tools

  View on GitHub
  Performance and diagnostic tools for Arm CMN on-chip interconnects
  ☆22Jan 28, 2026Updated 2 weeks ago