fpgasystems / haccLinks
ETHZ Heterogeneous Accelerated Compute Cluster.
☆36Updated 3 months ago
Alternatives and similar repositories for hacc
Users that are interested in hacc are comparing it to the libraries listed below
Sorting:
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆96Updated last week
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated 3 weeks ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆33Updated 4 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated 2 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 5 months ago
- ☆24Updated 2 weeks ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆68Updated 2 months ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆20Updated last year
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆45Updated this week
- Tutorial Material from the SST Team☆21Updated last month
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 7 months ago
- ☆21Updated 4 months ago
- Clio, ASPLOS'22.☆77Updated 3 years ago
- ☆65Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- HW/SW co-designed end-host RPC stack☆20Updated 3 years ago
- ☆31Updated 3 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆35Updated last month
- EQueue Dialect☆40Updated 3 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆16Updated 7 months ago
- ☆92Updated last year
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated last year
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 10 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 3 weeks ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆53Updated 11 months ago