fpgasystems / hacc
ETHZ Heterogeneous Accelerated Compute Cluster.
☆33Updated 3 weeks ago
Alternatives and similar repositories for hacc:
Users that are interested in hacc are comparing it to the libraries listed below
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated this week
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- agile hardware-software co-design☆46Updated 3 years ago
- ☆29Updated 2 weeks ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆64Updated 9 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 3 weeks ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 4 months ago
- Heterogeneous simulator for DECADES Project☆32Updated 10 months ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆24Updated 2 weeks ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆40Updated last year
- HeteroCL-MLIR dialect for accelerator design☆40Updated 7 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 9 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆88Updated 3 weeks ago
- EQueue Dialect☆40Updated 3 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆26Updated last year
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆27Updated 3 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆12Updated 8 months ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆21Updated 4 years ago
- A graph linear algebra overlay☆51Updated last year
- ☆40Updated 3 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆20Updated 3 weeks ago
- ☆25Updated last year
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year