fpgasystems / haccLinks
ETHZ Heterogeneous Accelerated Compute Cluster.
☆38Updated 2 months ago
Alternatives and similar repositories for hacc
Users that are interested in hacc are comparing it to the libraries listed below
Sorting:
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆98Updated 5 months ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated 2 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆32Updated 2 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated last year
- ☆35Updated 4 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆53Updated 3 weeks ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆104Updated 2 years ago
- Artifact for "DX100: A Programmable Data Access Accelerator for Indirection (ISCA 2025)" paper☆14Updated last month
- ☆40Updated 8 months ago
- ☆69Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Updated 5 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆22Updated 2 years ago
- Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…☆78Updated 2 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ☆30Updated this week
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 6 months ago
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆77Updated 3 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆23Updated last year
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆61Updated last year
- SmartNIC☆14Updated 7 years ago
- Tutorial Material from the SST Team☆25Updated 4 months ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- HW/SW co-designed end-host RPC stack☆20Updated 4 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 3 months ago