fpgasystems / hacc
ETHZ Heterogeneous Accelerated Compute Cluster.
☆31Updated this week
Alternatives and similar repositories for hacc:
Users that are interested in hacc are comparing it to the libraries listed below
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆20Updated 3 weeks ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆17Updated 2 years ago
- ☆28Updated 4 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆25Updated last month
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆61Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 7 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- ☆24Updated last year
- GenStore is the first in-storage processing system designed for genome sequence analysis that greatly reduces both data movement and comp…☆12Updated 2 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆19Updated 10 months ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated last year
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆10Updated 7 months ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆20Updated 2 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- CGRA framework with vectorization support.☆25Updated this week
- ☆25Updated 3 years ago
- ☆12Updated 6 months ago
- ☆23Updated 4 years ago
- ☆39Updated last month
- EQueue Dialect☆40Updated 3 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆38Updated 2 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago