CMU-SAFARI / VAMPIRE
An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 paper by Ghose et al. (https://people.inf.ethz.ch/omutlu/pub/VAMPIRE-DRAM-power-characterization-and-modeling_sigmetrics18_pomacs18.pdf)
☆38Updated 6 years ago
Alternatives and similar repositories for VAMPIRE:
Users that are interested in VAMPIRE are comparing it to the libraries listed below
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆70Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆73Updated 3 years ago
- Ratatoskr NoC Simulator☆24Updated 4 years ago
- ☆86Updated last year
- ☆35Updated 3 years ago
- ☆91Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆63Updated 9 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 6 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago
- Processing in Memory Emulation☆19Updated 2 years ago
- MAERI public release☆31Updated 3 years ago
- gem5 repository to study chiplet-based systems☆72Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆40Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- ☆25Updated 11 months ago
- Project repo for the POSH on-chip network generator☆45Updated 3 weeks ago
- An Open-Source Tool for CGRA Accelerators☆61Updated 3 months ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Fast and accurate DRAM power and energy estimation tool☆154Updated last week
- ☆15Updated 2 years ago
- Public release☆50Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago