KastnerRG / Spector-HLSLinks
Contains FPGA benchmarks for Vivado HLS and Catapult HLS
☆26Updated 5 years ago
Alternatives and similar repositories for Spector-HLS
Users that are interested in Spector-HLS are comparing it to the libraries listed below
Sorting:
- DASS HLS Compiler☆29Updated 2 years ago
- ☆27Updated last year
- ☆15Updated 4 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆27Updated 6 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- Public release☆56Updated 6 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Project repo for the POSH on-chip network generator☆51Updated 7 months ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆126Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆53Updated 8 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆29Updated 7 months ago
- ☆36Updated 4 years ago
- Algorithmic C Machine Learning Library☆26Updated 10 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆61Updated last year
- CNN accelerator☆27Updated 8 years ago
- ☆87Updated last year
- ☆30Updated last month
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- ☆72Updated 2 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- Documentation for the entire CGRAFlow☆19Updated 4 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆27Updated last week