KastnerRG / Spector-HLSLinks
Contains FPGA benchmarks for Vivado HLS and Catapult HLS
☆26Updated 4 years ago
Alternatives and similar repositories for Spector-HLS
Users that are interested in Spector-HLS are comparing it to the libraries listed below
Sorting:
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- ☆26Updated last year
- ☆27Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- ☆71Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆43Updated 8 months ago
- Algorithmic C Machine Learning Library☆23Updated 5 months ago
- ☆35Updated 4 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ☆86Updated last year
- RISC-V ISA based 32-bit processor written in HLS☆17Updated 5 years ago
- Public release☆51Updated 5 years ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- Project repo for the POSH on-chip network generator☆46Updated 2 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆26Updated 8 months ago
- ☆15Updated 2 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆36Updated last week
- ☆75Updated 10 years ago
- ☆23Updated 4 years ago