Contains FPGA benchmarks for Vivado HLS and Catapult HLS
☆26Jun 18, 2020Updated 5 years ago
Alternatives and similar repositories for Spector-HLS
Users that are interested in Spector-HLS are comparing it to the libraries listed below
Sorting:
- FPGA version of Rodinia in HLS C/C++☆40Dec 24, 2020Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Nov 7, 2023Updated 2 years ago
- Spector: An OpenCL FPGA Benchmark Suite☆49Feb 2, 2019Updated 7 years ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- A collection of URLs related to High Level Synthesis (HLS).☆13Jun 26, 2021Updated 4 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28May 9, 2021Updated 4 years ago
- Networking Template Library for Vivado HLS☆28Jul 12, 2020Updated 5 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- IP prototyping in FPGA hardware☆18Aug 28, 2018Updated 7 years ago
- ☆15Jun 14, 2022Updated 3 years ago
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 10 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆136Apr 1, 2020Updated 5 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Sep 25, 2024Updated last year
- ☆16Oct 25, 2022Updated 3 years ago
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Feb 2, 2017Updated 9 years ago
- Testbenches for HDL projects☆22Updated this week
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆21Feb 4, 2025Updated last year
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- ☆16Jan 20, 2021Updated 5 years ago
- Projects and Labs for the Parallel Programming for FPGAs book☆20Dec 3, 2025Updated 2 months ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- This store contains Configurable Example Designs.☆51Updated this week
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆23Mar 27, 2025Updated 11 months ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆23Apr 27, 2023Updated 2 years ago
- Ternary Weights and Activations☆25Jul 23, 2018Updated 7 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24May 8, 2020Updated 5 years ago
- ☆19Mar 17, 2021Updated 4 years ago
- VHDL functional blocks with their simulations and test sequences☆20Jan 26, 2026Updated last month
- A RRAM addon for the NCSU FreePDK 45nm☆25Jan 10, 2022Updated 4 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆53Dec 6, 2023Updated 2 years ago
- ☆52Jan 16, 2025Updated last year
- ☆49Dec 10, 2019Updated 6 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Oct 30, 2025Updated 4 months ago