KastnerRG / Spector-HLSLinks
Contains FPGA benchmarks for Vivado HLS and Catapult HLS
☆26Updated 5 years ago
Alternatives and similar repositories for Spector-HLS
Users that are interested in Spector-HLS are comparing it to the libraries listed below
Sorting:
- ☆27Updated 6 years ago
- ☆28Updated last year
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- ☆15Updated 4 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- CNN accelerator☆27Updated 8 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Project repo for the POSH on-chip network generator☆51Updated 7 months ago
- DASS HLS Compiler☆29Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆64Updated last week
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- Public release☆57Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- Algorithmic C Machine Learning Library☆26Updated 10 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆34Updated 5 months ago
- RISC-V ISA based 32-bit processor written in HLS☆16Updated 6 years ago
- HLS for Networks-on-Chip☆37Updated 4 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆20Updated 3 weeks ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆29Updated 8 months ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- ☆30Updated 3 weeks ago
- sram/rram/mram.. compiler☆42Updated 2 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆32Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 9 months ago
- FPU Generator☆20Updated 4 years ago