Contains FPGA benchmarks for Vivado HLS and Catapult HLS
☆28Jun 18, 2020Updated 5 years ago
Alternatives and similar repositories for Spector-HLS
Users that are interested in Spector-HLS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Spector: An OpenCL FPGA Benchmark Suite☆50Feb 2, 2019Updated 7 years ago
- FPGA version of Rodinia in HLS C/C++☆42Dec 24, 2020Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆171Nov 7, 2023Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆137Apr 1, 2020Updated 6 years ago
- The working draft to split rocket core out from rocket chip☆14Dec 22, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Projects and Labs for the Parallel Programming for FPGAs book☆22Dec 3, 2025Updated 5 months ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28May 9, 2021Updated 5 years ago
- ☆16Oct 25, 2022Updated 3 years ago
- ☆13Nov 19, 2022Updated 3 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 10 years ago
- ☆16Jan 20, 2021Updated 5 years ago
- ☆15Jun 14, 2022Updated 3 years ago
- Tutorials on HLS Design☆51Jan 16, 2020Updated 6 years ago
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Benchmarks, testbenches, and transformed codes for high-level synthesis research☆13Aug 18, 2017Updated 8 years ago
- ☆21Mar 5, 2023Updated 3 years ago
- ☆19Mar 17, 2021Updated 5 years ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆26Jan 10, 2022Updated 4 years ago
- HLS-based Graph Processing Framework on FPGAs☆152Oct 11, 2022Updated 3 years ago
- IP prototyping in FPGA hardware☆18Aug 28, 2018Updated 7 years ago
- Userspace DMA library for Zynq-based SoCs☆16Jan 22, 2019Updated 7 years ago
- view at https://xupsh.github.io/ccc2021/☆23Apr 16, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Accelerated Image Reconstruction using Generative Adversarial Networks on Cloud FPGAs☆11Aug 27, 2021Updated 4 years ago
- CHO is a benchmark suite for OpenCL FPGA Accelerators☆20Jun 18, 2017Updated 8 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 6 months ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- ☆35Apr 20, 2021Updated 5 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆206Nov 14, 2021Updated 4 years ago
- Real-time binocular stereo vision FPGA system with OV5640 cameras☆31Jul 18, 2019Updated 6 years ago
- ☆52Dec 10, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆297Oct 30, 2025Updated 6 months ago
- Used for overriding files generated by PetaLinux with Avnet board specific configurations.☆12Mar 24, 2025Updated last year
- ☆35Sep 12, 2019Updated 6 years ago
- ☆53Jan 16, 2025Updated last year
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- Testbenches for HDL projects☆23Updated this week
- ☆18Mar 7, 2019Updated 7 years ago